文件名称:Verilog-Accumulator
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
the folder contains two files written by Verilog HDL. the first one is an implementation of an accumulator that takes serial data as an input, and its output will be an accumulated sum of each consecutive four input samples.
the second file is a test bench for the first file to test its operation
the second file is a test bench for the first file to test its operation
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Verilog Accumulator\Accum.v
...................\Accum_tb.v
Verilog Accumulator