文件名称:divfrequency
介绍说明--下载内容均来自于网络,请自行研究使用
verilogHDL程序,成功实现 二分频-verilogHDL program successfully achieve divide
(系统自动生成,下载前可以参看下载内容)
下载文件列表
divfrequency\db\divfrequency.amm.cdb
............\..\divfrequency.asm.qmsg
............\..\divfrequency.asm.rdb
............\..\divfrequency.asm_labs.ddb
............\..\divfrequency.cbx.xml
............\..\divfrequency.cmp.cdb
............\..\divfrequency.cmp.hdb
............\..\divfrequency.cmp.kpt
............\..\divfrequency.cmp.logdb
............\..\divfrequency.cmp.rdb
............\..\divfrequency.cmp0.ddb
............\..\divfrequency.db_info
............\..\divfrequency.eda.qmsg
............\..\divfrequency.fit.qmsg
............\..\divfrequency.hier_info
............\..\divfrequency.hif
............\..\divfrequency.idb.cdb
............\..\divfrequency.lpc.html
............\..\divfrequency.lpc.rdb
............\..\divfrequency.lpc.txt
............\..\divfrequency.map.cdb
............\..\divfrequency.map.hdb
............\..\divfrequency.map.logdb
............\..\divfrequency.map.qmsg
............\..\divfrequency.pre_map.cdb
............\..\divfrequency.pre_map.hdb
............\..\divfrequency.rtlv.hdb
............\..\divfrequency.rtlv_sg.cdb
............\..\divfrequency.rtlv_sg_swap.cdb
............\..\divfrequency.sgdiff.cdb
............\..\divfrequency.sgdiff.hdb
............\..\divfrequency.sld_design_entry.sci
............\..\divfrequency.sld_design_entry_dsc.sci
............\..\divfrequency.smart_action.txt
............\..\divfrequency.sta.qmsg
............\..\divfrequency.sta.rdb
............\..\divfrequency.sta_cmp.5_slow.tdb
............\..\divfrequency.syn_hier_info
............\..\divfrequency.tis_db_list.ddb
............\..\logic_util_heursitic.dat
............\..\prev_cmp_divfrequency.qmsg
............\divfrequency.asm.rpt
............\divfrequency.done
............\divfrequency.eda.rpt
............\divfrequency.fit.rpt
............\divfrequency.fit.smsg
............\divfrequency.fit.summary
............\divfrequency.flow.rpt
............\divfrequency.map.rpt
............\divfrequency.map.summary
............\divfrequency.pin
............\divfrequency.pof
............\divfrequency.qpf
............\divfrequency.qsf
............\divfrequency.sta.rpt
............\divfrequency.sta.summary
............\divfrequency.v
............\divfrequency.v.bak
............\divfrequency_nativelink_simulation.rpt
............\incremental_db\compiled_partitions\divfrequency.db_info
............\..............\...................\divfrequency.root_partition.map.kpt
............\..............\README
............\simulation\modelsim\divfrequency.sft
............\..........\........\divfrequency.vo
............\..........\........\divfrequency.vt
............\..........\........\divfrequency.vt.bak
............\..........\........\divfrequency_modelsim.xrf
............\..........\........\divfrequency_run_msim_rtl_verilog.do
............\..........\........\divfrequency_run_msim_rtl_verilog.do.bak
............\..........\........\divfrequency_run_msim_rtl_verilog.do.bak1
............\..........\........\divfrequency_run_msim_rtl_verilog.do.bak2
............\..........\........\divfrequency_run_msim_rtl_verilog.do.bak3
............\..........\........\divfrequency_run_msim_rtl_verilog.do.bak4
............\..........\........\divfrequency_v.sdo
............\..........\........\modelsim.ini
............\..........\........\msim_transcript
............\..........\........\rtl_work\divfrequency\verilog.prw
............\..........\........\........\............\verilog.psm
............\..........\........\........\............\_primary.dat
............\..........\........\........\............\_primary.dbs
............\..........\........\........\............\_primary.vhd
............\..........\........\........\............_vlg_tst\verilog.prw
............\..........\........\........\....................\verilog.psm
............\..........\........\........\....................\_primary.dat
............\..........\........\........\....................\_primary.dbs
............\..........\........\........\....................\_primary.vhd
............\..........\........\........\_info
............\..........\........\......