文件名称:CPU
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
基于FPGA控制的ASIC CPU系统设计，全是用VERILOG代码编写，可以做加减乘除运算
-FPGA-based control ASIC CPU system design, all made with VERILOG code writing, arithmetic operations can be done
-FPGA-based control ASIC CPU system design, all made with VERILOG code writing, arithmetic operations can be done
(系统自动生成,下载前可以参看下载内容)
下载文件列表
CPU\PIC16C57用户手册.pdf
...\RISC8 CPU 结构 (risc8).gif
...\RISC8 CPU 说明书.html
...\TB\alu.v
...\..\basic.asm
...\..\BASIC.HEX
...\..\basic.rom
...\..\CPU.cr.mti
...\..\CPU.mpf
...\..\cpu.v
...\..\dds.asm
...\..\DDS.HEX
...\..\dds.rom
...\..\dram.v
...\..\exp.v
...\..\hex2v.c
...\..\idec.v
...\..\pram.v
...\..\regs.v
...\..\risc8.vcd
...\..\runit
...\..\sindata.c
...\..\sindata.hex
...\..\tcl_stacktrace.txt
...\..\test.v
...\..\test.v.bak
...\..\test.v~
...\..\vsim.wlf
...\..\work\alu\verilog.asm
...\..\....\...\_primary.dat
...\..\....\...\_primary.vhd
...\..\....\cpu\verilog.asm
...\..\....\...\_primary.dat
...\..\....\...\_primary.vhd
...\..\....\dram\verilog.asm
...\..\....\....\_primary.dat
...\..\....\....\_primary.vhd
...\..\....\exp\verilog.asm
...\..\....\...\_primary.dat
...\..\....\...\_primary.vhd
...\..\....\idec\verilog.asm
...\..\....\....\_primary.dat
...\..\....\....\_primary.vhd
...\..\....\pram\verilog.asm
...\..\....\....\_primary.dat
...\..\....\....\_primary.vhd
...\..\....\regs\verilog.asm
...\..\....\....\_primary.dat
...\..\....\....\_primary.vhd
...\..\....\test\verilog.asm
...\..\....\....\_primary.dat
...\..\....\....\_primary.vhd
...\..\....\_info
...\..\....\alu
...\..\....\cpu
...\..\....\dram
...\..\....\exp
...\..\....\idec
...\..\....\pram
...\..\....\regs
...\..\....\test
...\..\work
...\TB
CPU