文件名称:INOUT
介绍说明--下载内容均来自于网络,请自行研究使用
一个实现特定功能的FPGA程序,使用VHDL语言编写,用于排除FPGA影响,检测电路中其他芯片是否正常工作-A function of the FPGA to achieve a specific program, the use of VHDL language for FPGA exclude the impact of other chip detection circuit is working properly
(系统自动生成,下载前可以参看下载内容)
下载文件列表
INOUT\10.mcs
.....\10.prm
.....\10.sig
.....\device_usage_statistics.html
.....\INOUT.ise
.....\INOUT.ise_ISE_Backup
.....\INOUT.ntrc_log
.....\pepExtractor.prj
.....\test.bgn
.....\test.bit
.....\TEST.bld
.....\TEST.cel
.....\TEST.cmd_log
.....\test.drc
.....\TEST.lfp
.....\TEST.lso
.....\TEST.ncd
.....\TEST.ngc
.....\TEST.ngd
.....\TEST.ngr
.....\TEST.pad
.....\TEST.par
.....\TEST.pcf
.....\TEST.prj
.....\TEST.stx
.....\TEST.syr
.....\test.twr
.....\test.twx
.....\TEST.ucf
.....\TEST.unroutes
.....\TEST.ut
.....\TEST.vhd
.....\TEST.xpi
.....\TEST.xst
.....\TEST_guide.ncd
.....\TEST_map.map
.....\TEST_map.mrp
.....\TEST_map.ncd
.....\TEST_map.ngm
.....\TEST_pad.csv
.....\TEST_pad.txt
.....\TEST_prev_built.ngd
.....\TEST_summary.html
.....\TEST_summary.xml
.....\TEST_usage.xml
.....\TEST_vhdl.prj
.....\xst\dump.xst\TEST.prj\ntrc.scr
.....\...\work\hdllib.ref
.....\...\....\hdpdeps.ref
.....\...\....\sub00\vhpl00.vho
.....\...\....\.....\vhpl01.vho
.....\_impact.cmd
.....\_impact.log
.....\.ngo\netlist.lst
.....\_pace.ucf
.....\.xmsgs\bitgen.xmsgs
.....\......\map.xmsgs
.....\......\ngdbuild.xmsgs
.....\......\par.xmsgs
.....\......\trce.xmsgs
.....\......\xst.xmsgs
.....\xst\dump.xst\TEST.prj\ngx\notopt
.....\...\........\........\...\opt
.....\...\........\........\ngx
.....\...\........\TEST.prj
.....\...\work\sub00
.....\...\dump.xst
.....\...\projnav.tmp
.....\...\work
.....\xst
.....\_ngo
.....\_xmsgs
INOUT