文件名称:lcd_verilog
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
LCD显示模块的编码，可以FPGA的LCD显示屏上显示文字-LCD display module coding FPGA LCD screen to display text
(系统自动生成,下载前可以参看下载内容)
下载文件列表
lcd_verilog\counter.v
...........\DCM_66Mhz.v
...........\DCM_66Mhz_arwz.ucf
...........\iseconfig\lcd_top.xreport
...........\.........\lcd_verilog.projectmgr
...........\lcd_bus_mux.v
...........\lcd_ctrl.v
...........\lcd_init.v
...........\lcd_top.bgn
...........\lcd_top.bit
...........\lcd_top.bld
...........\lcd_top.cmd_log
...........\lcd_top.drc
...........\lcd_top.lso
...........\lcd_top.ncd
...........\lcd_top.ngc
...........\lcd_top.ngd
...........\lcd_top.ngr
...........\lcd_top.pad
...........\lcd_top.par
...........\lcd_top.pcf
...........\lcd_top.prj
...........\lcd_top.ptwx
...........\lcd_top.stx
...........\lcd_top.syr
...........\lcd_top.twr
...........\lcd_top.twx
...........\lcd_top.ucf
...........\lcd_top.unroutes
...........\lcd_top.ut
...........\lcd_top.v
...........\lcd_top.xpi
...........\lcd_top.xst
...........\lcd_top_bitgen.xwbt
...........\lcd_top_envsettings.html
...........\lcd_top_guide.ncd
...........\lcd_top_map.map
...........\lcd_top_map.mrp
...........\lcd_top_map.ncd
...........\lcd_top_map.ngm
...........\lcd_top_map.xrpt
...........\lcd_top_ngdbuild.xrpt
...........\lcd_top_pad.csv
...........\lcd_top_pad.txt
...........\lcd_top_par.xrpt
...........\lcd_top_summary.html
...........\lcd_top_summary.xml
...........\lcd_top_usage.xml
...........\lcd_top_xst.xrpt
...........\lcd_verilog.gise
...........\lcd_verilog.xise
...........\usage_statistics_webtalk.html
...........\webtalk.log
...........\webtalk_pn.xml
...........\xaw2verilog.log
...........\.lnx_auto_0_xdb\cst.xbcd
...........\.st\work\hdllib.ref
...........\...\....\hdpdeps.ref
...........\...\....\sub00\vhpl00.vho
...........\...\....\.....\vhpl01.vho
...........\...\....\.....\vhpl02.vho
...........\...\....\.....\vhpl03.vho
...........\...\....\.....\vhpl04.vho
...........\...\....\vlg10\counter.bin
...........\...\....\....E\lcd__init.bin
...........\...\....\...26\_d_c_m__66_mhz.bin
...........\...\....\...41\lcd__top.bin
...........\...\....\...69\lcd__bus__mux.bin
...........\...\....\....B\lcd__ctrl.bin
...........\_ngo\netlist.lst
...........\.xmsgs\bitgen.xmsgs
...........\......\map.xmsgs
...........\......\ngdbuild.xmsgs
...........\......\par.xmsgs
...........\......\pn_parser.xmsgs
...........\......\trce.xmsgs
...........\......\xst.xmsgs
...........\xst\dump.xst\lcd_top.prj\ngx\notopt
...........\...\........\...........\...\opt
...........\...\........\...........\ngx
...........\...\........\lcd_top.prj
...........\...\work\sub00
...........\...\....\vlg10
...........\...\....\vlg1E
...........\...\....\vlg26
...........\...\....\vlg41
...........\...\....\vlg69
...........\...\....\vlg6B
...........\...\dump.xst
...........\...\file graph
...........\...\projnav.tmp
...........\...\work
...........\iseconfig
...........\xlnx_auto_0_xdb
...........\xst
...........\_ngo
...........\_xmsgs
lcd_verilog