文件名称:good
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
FPGA电机电流矢量控制程序,用vhdl语言编写-vector control IP in vhdl for fpga
(系统自动生成,下载前可以参看下载内容)
下载文件列表
good\Addns(1).vhd
....\Addns.vhd
....\choosing%20FPGA%20or%20DSP%20for%20control%20algorithms.pdf
....\codic.txt
....\cordic.vhd
....\cordic_cell.vhd
....\Cstns.vhd
....\Data_sheet_cordic.pdf
....\Data_sheet_PI_antiwindup.pdf
....\Fixed%20Point%20Representation.pdf
....\FPGA%20Realization%20of%20Reconfigurable%20IP-Core%20Function%20for.pdf
....\FPGA-Based%20Torque%20Controller%20of%20a%20SM.pdf
....\Generic_IP_module_description.pdf
....\IP library.files\topbg1.gif
....\IP library.htm
....\Mulns(1).vhd
....\Mulns.vhd
....\Mux2n.vhd
....\Mux3n.vhd
....\objectives.files\chronogramme.gif
....\................\heirarchical%20module.gif
....\................\methodology.gif
....\................\module%20architecture.gif
....\................\rev%20arrow.gif
....\................\topbg1.gif
....\objectives.htm
....\PI_AntiWindup.vhd
....\PI_AntiWindup_arch.vhd
....\PI_SEQ(1).vhd
....\PI_SEQ.vhd
....\Presentation%20of%20an%20Efficient%20Design%20Methodology%20for%20FPGA.pdf
....\.ulse width modulation\Count_Decount.vhd
....\......................\Data_sheet_PWM.pdf
....\......................\IP CORES for electrical drives.files\ip_search_results.gif
....\......................\....................................\pdf.gif
....\......................\....................................\product_details.gif
....\......................\....................................\request_info.gif
....\......................\....................................\rev%20arrow.gif
....\......................\IP CORES for electrical drives.htm
....\......................\PWM.vhd
....\......................\PWM_arch.vhd
....\......................\PWM_CRL.vhd
....\......................\Regn.vhd
....\......................\Saturation.vhd
....\......................\simulink.txt
....\quarter.vhd
....\Regn.vhd
....\saturate.vhd
....\simulink.mdl
....\SOUNS.VHD
....\.pace Vector Modulation\Addns.vhd
....\.......................\Compare.vhd
....\.......................\Count_Decount.vhd
....\.......................\Data_sheet_PWM.pdf
....\.......................\Data_sheet_SVM.pdf
....\.......................\IP CORES for electrical drives.files\ip_search_results.gif
....\.......................\....................................\pdf.gif
....\.......................\....................................\product_details.gif
....\.......................\....................................\request_info.gif
....\.......................\....................................\rev%20arrow.gif
....\.......................\IP CORES for electrical drives.htm
....\.......................\Mux3n.vhd
....\.......................\PWM.vhd
....\.......................\PWM_arch.vhd
....\.......................\PWM_CRL.vhd
....\.......................\Regn.vhd
....\.......................\simulink.mdl
....\.......................\SVM.vhd
....\.......................\SVM_arch.vhd
....\.......................\SVM_CRL.vhd
....\.......................\table.vhd
....\.......................\ZSS.vhd
....\.......................\ZSS_arch.vhd
....\.......................\ZSS_CRL.vhd
....\timer.vhd
....\新建 文本文档.txt
....\Pulse width modulation\IP CORES for electrical drives.files
....\Space Vector Modulation\IP CORES for electrical drives.files
....\IP library.files
....\objectives.files
....\Pulse width modulation
....\Space Vector Modulation
good