文件名称:mult4x4
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
4*4乘法器的源代码，利用FPGA的查找表实现，是数字电路和FPGA的经典乘法器源代码-4* 4 multiplier source code, FPGA lookup table to achieve classic digital circuit and FPGA multiplier source code
(系统自动生成,下载前可以参看下载内容)
下载文件列表
mult4x4\lookup.v
.......\lookup.v.bak
.......\mult4x4.cr.mti
.......\mult4x4.mpf
.......\mult4x4.v
.......\mult4x4.v.bak
.......\tb_top.v
.......\tb_top.v.bak
.......\vsim.wlf
.......\work\@_opt\vopt09aafy
.......\....\.....\vopt0r87gy
.......\....\.....\vopt38y4gy
.......\....\.....\vopt4sz7fy
.......\....\.....\vopt7aj34z
.......\....\.....\vopt7rj1gy
.......\....\.....\voptb89xfy
.......\....\.....\voptbt804z
.......\....\.....\vopterytfy
.......\....\.....\vopti9iq4z
.......\....\.....\voptm78hgy
.......\....\.....\voptms7k4z
.......\....\.....\vopts9xg4z
.......\....\.....\voptsqxegy
.......\....\.....\voptw7jagy
.......\....\.....\_deps
.......\....\lookup\verilog.asm
.......\....\......\verilog.rw
.......\....\......\_primary.dat
.......\....\......\_primary.dbs
.......\....\......\_primary.vhd
.......\....\mult4x4\verilog.asm
.......\....\.......\verilog.rw
.......\....\.......\_primary.dat
.......\....\.......\_primary.dbs
.......\....\.......\_primary.vhd
.......\....\top\verilog.asm
.......\....\...\verilog.rw
.......\....\...\_primary.dat
.......\....\...\_primary.dbs
.......\....\...\_primary.vhd
.......\....\_info
.......\....\.temp\vlog829is7
.......\....\.....\vlog8m8ia2
.......\....\.....\vlogh7ghg9
.......\....\.....\vlogig6tdf
.......\....\_vmake
.......\....\@_opt
.......\....\lookup
.......\....\mult4x4
.......\....\top
.......\....\_temp
.......\work
mult4x4