文件名称:test
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
the carry save adder program in verilog
(系统自动生成,下载前可以参看下载内容)
下载文件列表
test\csa\.lso
....\...\csa.gise
....\...\csa.ise
....\...\csa.prj
....\...\csa.stx
....\...\csa.v
....\...\csa.xise
....\...\csa.xst
....\...\csa_summary.html
....\...\csa_test.v
....\...\csa_test_beh.prj
....\...\csa_test_isim_beh.exe
....\...\csa_test_isim_beh.wdb
....\...\csa_test_isim_beh1.wdb
....\...\csa_test_stx.prj
....\...\....xdb\tmp\ise\version
....\...\.......\...\...\__OBJSTORE__\HierarchicalDesign\HDProject\HDProject
....\...\.......\...\...\............\..................\.........\HDProject_StrTbl
....\...\.......\...\...\............\..................\__stored_object_table__
....\...\.......\...\...\............\PnAutoRun\Scripts\RunOnce_tcl
....\...\.......\...\...\............\.........\.......\RunOnce_tcl_StrTbl
....\...\.......\...\...\............\.rojectNavigator\dpm_project_main\dpm_project_main
....\...\.......\...\...\............\................\................\dpm_project_main_StrTbl
....\...\.......\...\...\............\................Gui\CViewSelector
....\...\.......\...\...\............\...................\CViewSelector_StrTbl
....\...\.......\...\...\............\...................\File-SynthesisOnly
....\...\.......\...\...\............\...................\File-SynthesisOnly_StrTbl
....\...\.......\...\...\............\...................\Library-SynthesisOnly
....\...\.......\...\...\............\...................\Library-SynthesisOnly_StrTbl
....\...\.......\...\...\............\...................\Process-BehavioralSim-
....\...\.......\...\...\............\...................\Process-BehavioralSim-DESUT_VERILOG
....\...\.......\...\...\............\...................\Process-BehavioralSim-DESUT_VERILOG_StrTbl
....\...\.......\...\...\............\...................\Process-BehavioralSim-_StrTbl
....\...\.......\...\...\............\...................\Process-SynthesisOnly-
....\...\.......\...\...\............\...................\Process-SynthesisOnly-DESUT_VERILOG
....\...\.......\...\...\............\...................\Process-SynthesisOnly-DESUT_VERILOG_StrTbl
....\...\.......\...\...\............\...................\Process-SynthesisOnly-_StrTbl
....\...\.......\...\...\............\...................\Source-BehavioralSim-AutoCompile
....\...\.......\...\...\............\...................\Source-BehavioralSim-AutoCompile_StrTbl
....\...\.......\...\...\............\...................\Source-SynthesisOnly-AutoCompile
....\...\.......\...\...\............\...................\Source-SynthesisOnly-AutoCompile_StrTbl
....\...\.......\...\...\............\xreport\Gc_RvReportViewer-Current-Module
....\...\.......\...\...\............\.......\Gc_RvReportViewer-Current-Module_StrTbl
....\...\.......\...\...\............\.......\Gc_RvReportViewer-Module-Data-csa
....\...\.......\...\...\............\.......\Gc_RvReportViewer-Module-Data-csa_StrTbl
....\...\.......\...\...\............\.......\Gc_RvReportViewer-Module-Data-modcsa
....\...\.......\...\...\............\.......\Gc_RvReportViewer-Module-Data-modcsa_StrTbl
....\...\.......\...\...\............\.......\Gc_RvReportViewer-Module-DataFactory-Default
....\...\.......\...\...\............\.......\Gc_RvReportViewer-Module-DataFactory-Default_StrTbl
....\...\.......\...\...\..REGISTRY__\Autonym\regkeys
....\...\.......\...\...\............\bitgen\regkeys
....\...\.......\...\...\............\...init\regkeys
....\...\.......\...\...\............\common\regkeys
....\...\.......\...\...\............\.pldfit\regkeys
....\...\.......\...\...\............\dumpngdio\regkeys
....\...\.......\...\...\............\fuse\regkeys
....\...\.......\...\...\............\HierarchicalDesign\HDProject\regkeys
....\...\.......\...\...\............\hprep6\regkeys
....\...\.......\...\...\............\idem\regkeys
....\...\.......\...\...\............\libgen\regkeys
....\...\.......\...\...\............\map\regkeys
....\...\.......\...\...\............\netgen\regkeys
....\...\.......\...\...\............\.gc2edif\regkeys
....\...\.......\...\...\............\...build\regkeys
....\...\.......\...\...\............\..dbuild\regkeys
....\...\.