文件名称:00.SW_LED_Nexys3
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
内容是关于FPGA的VHDL和verilog的程序，都是基于硬件项目的小程序-Program on the FPGA VHDL and Verilog, are based on a hardware project procedures
(系统自动生成,下载前可以参看下载内容)
下载文件列表
00.SW_LED_Nexys3\Bitfile\Verilog\switch_led_demo.bit
................\.......\.HDL\switch_led_top.bit
................\code\Verilog\myUCF.ucf
................\....\.......\switch_led_top.v
................\....\.HDL\myUCF.ucf
................\....\....\switch_led_top.vhd
................\Nexys3_Switch_Led_Demo.pdf
................\project\Verilog\Nexys3_Switch_Led_Demo\Nexys3_Switch_Led_Demo.xise
................\.......\.HDL\Nexys3_Switch_Led_Demo\Nexys3_switch_led_demo.xise
................\.......\.erilog\Nexys3_Switch_Led_Demo
................\.......\.HDL\Nexys3_Switch_Led_Demo
................\Bitfile\Verilog
................\.......\VHDL
................\code\Verilog
................\....\VHDL
................\project\Verilog
................\.......\VHDL
................\Bitfile
................\code
................\doc
................\project
00.SW_LED_Nexys3
................\.......\.HDL\switch_led_top.bit
................\code\Verilog\myUCF.ucf
................\....\.......\switch_led_top.v
................\....\.HDL\myUCF.ucf
................\....\....\switch_led_top.vhd
................\Nexys3_Switch_Led_Demo.pdf
................\project\Verilog\Nexys3_Switch_Led_Demo\Nexys3_Switch_Led_Demo.xise
................\.......\.HDL\Nexys3_Switch_Led_Demo\Nexys3_switch_led_demo.xise
................\.......\.erilog\Nexys3_Switch_Led_Demo
................\.......\.HDL\Nexys3_Switch_Led_Demo
................\Bitfile\Verilog
................\.......\VHDL
................\code\Verilog
................\....\VHDL
................\project\Verilog
................\.......\VHDL
................\Bitfile
................\code
................\doc
................\project
00.SW_LED_Nexys3