文件名称:m_seq_test_2

  • 所属分类:
  • VHDL编程
  • 资源属性:
  • [VHDL] [源码]
  • 上传时间:
  • 2012-11-26
  • 文件大小:
  • 218kb
  • 下载次数:
  • 0次
  • 提 供 者:
  • w*
  • 相关连接:
  • 下载说明:
  • 别用迅雷下载,失败请重下,重下不扣分!
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出,可右键点击选“另存为”。
失败请重下,重下不扣分。

介绍说明--下载内容均来自于网络,请自行研究使用

产生m序列的一个verilog程序,n=4.还有它在modelsim上的测试程序-a project generates m sequence and its test code
(系统自动生成,下载前可以参看下载内容)

下载文件列表

m_seq_test_2\m_seq.qpf

............\m_seq.qsf

............\db\m_seq.db_info

............\..\logic_util_heursitic.dat

............\..\m_seq.cbx.xml

............\..\m_seq.hif

............\..\m_seq.hier_info

............\..\m_seq.smart_action.txt

............\..\m_seq.syn_hier_info

............\..\m_seq.map.kpt

............\..\m_seq.cmp_merge.kpt

............\..\prev_cmp_m_seq.qmsg

............\..\m_seq.map.qmsg

............\..\m_seq.rtlv_sg.cdb

............\..\m_seq.rtlv.hdb

............\..\m_seq.rtlv_sg_swap.cdb

............\..\m_seq.lpc.txt

............\..\m_seq.lpc.html

............\..\m_seq.lpc.rdb

............\..\m_seq.pre_map.hdb

............\..\m_seq.pre_map.cdb

............\..\m_seq.map_bb.logdb

............\..\m_seq.sgdiff.cdb

............\..\m_seq.sgdiff.hdb

............\..\m_seq.sld_design_entry_dsc.sci

............\..\m_seq.map_bb.cdb

............\..\m_seq.map_bb.hdb

............\..\m_seq.map.cdb

............\..\m_seq.map.hdb

............\..\m_seq.map.logdb

............\..\m_seq.map.bpm

............\..\m_seq.tmw_info

............\..\m_seq.fit.qmsg

............\..\m_seq.cmp.logdb

............\..\m_seq.amm.cdb

............\..\m_seq.cmp.kpt

............\..\m_seq.cmp0.ddb

............\..\m_seq.cmp.cdb

............\..\m_seq.idb.cdb

............\..\m_seq.cmp.bpm

............\..\m_seq.tis_db_list.ddb

............\..\m_seq.eda.qmsg

............\..\m_seq.cmp.hdb

............\..\m_seq.cmp.rdb

............\..\m_seq.rpp.qmsg

............\..\m_seq.sgate.rvd

............\..\m_seq.sgate_sm.rvd

............\..\m_seq.sld_design_entry.sci

............\m_seq.v

............\m_seq.v.bak

............\incremental_db\compiled_partitions\m_seq.db_info

............\..............\...................\m_seq.root_partition.map.kpt

............\..............\...................\m_seq.root_partition.map.hbdb.hb_info

............\..............\...................\m_seq.root_partition.map.hbdb.sig

............\..............\...................\m_seq.root_partition.map.dpi

............\..............\...................\m_seq.root_partition.map.cdb

............\..............\...................\m_seq.root_partition.map.hdb

............\..............\...................\m_seq.root_partition.map.hbdb.cdb

............\..............\...................\m_seq.root_partition.map.hbdb.hdb

............\..............\...................\m_seq.root_partition.cmp.rcfdb

............\..............\...................\m_seq.root_partition.cmp.cdb

............\..............\...................\m_seq.root_partition.cmp.hdb

............\..............\...................\m_seq.root_partition.cmp.logdb

............\..............\...................\m_seq.root_partition.cmp.dfp

............\..............\...................\m_seq.root_partition.cmp.kpt

............\..............\README

............\m_seq.map.summary

............\m_seq.done

............\m_seq_tb.v

............\m_seq_nativelink_simulation.rpt

............\simulation\modelsim\m_seq_modelsim.xrf

............\..........\........\m_seq.vo

............\..........\........\m_seq_v.sdo

............\..........\........\m_seq.sft

............\m_seq.map.rpt

............\m_seq.pin

............\m_seq.fit.smsg

............\m_seq.fit.summary

............\m_seq.fit.rpt

............\m_seq.eda.rpt

............\m_seq.flow.rpt

............\work\_info

............\....\_vmake

............\....\m_seq\_primary.vhd

............\....\.....\verilog.psm

............\....\.....\verilog.prw

............\....\.....\_primary.dbs

............\....\.....\_primary.dat

............\....\....._tb\_primary.vhd

............\....\........\verilog.psm

............\....\........\verilog.prw

............\....\........\_primary.dbs

............\....\........\_primary.dat

............\transcript

............\vsim.wlf

............\tb.mpf

............\tb.cr.mti

............\incremental_db\compiled_partitions

............\simulation\modelsim

............\work\_temp

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台,提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度更多...
  • 请直接用浏览器下载本站内容,不要使用迅雷之类的下载软件,用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*主  题:
*内  容:
*验 证 码:

源码中国 www.ymcn.org