文件名称:uart_fifo_design
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
关于uart PC调试的FIFo 通信设计，经过n次设计 1024 无数次发送没出现bug-On the uart PC debug FIFO communication design, designed after n times of 1024 numerous times to send no bug
(系统自动生成,下载前可以参看下载内容)
下载文件列表
uart_fifo_design\fifo_uart.bsf
................\fifo_uart.qip
................\fifo_uart.v
................\fifo_uart_bb.v
................\fifo_uart_wave0.jpg
................\fifo_uart_wave1.jpg
................\fifo_uart_waveforms.html
................\src\clk_generator.v
................\...\clk_generator.v.bak
................\...\fifo_read_write.v
................\...\fifo_read_write.v.bak
................\...\key_scan.v
................\...\key_scan.v.bak
................\...\system_ctrl.v
................\...\system_ctrl.v.bak
................\...\transcript
................\...\uart_fifo_design.v
................\...\uart_fifo_design.v.bak
................\...\uart_receiver.v
................\...\uart_receiver.v.bak
................\...\uart_transfer.v
................\...\uart_transfer.v.bak
................\uart_fifo_design.asm.rpt
................\uart_fifo_design.cdf
................\uart_fifo_design.done
................\uart_fifo_design.dpf
................\uart_fifo_design.fit.rpt
................\uart_fifo_design.fit.smsg
................\uart_fifo_design.fit.summary
................\uart_fifo_design.flow.rpt
................\uart_fifo_design.map.rpt
................\uart_fifo_design.map.summary
................\uart_fifo_design.pin
................\uart_fifo_design.pof
................\uart_fifo_design.qpf
................\uart_fifo_design.qsf
................\uart_fifo_design.qws
................\uart_fifo_design.sim.rpt
................\uart_fifo_design.sof
................\uart_fifo_design.sta.rpt
................\uart_fifo_design.sta.summary
................\uart_fifo_design.tan.rpt
................\uart_fifo_design.tan.summary
................\uart_fifo_design.tcl
................\uart_fifo_design.tcl.bak
................\uart_fifo_design.vwf
................\src
uart_fifo_design
................\fifo_uart.qip
................\fifo_uart.v
................\fifo_uart_bb.v
................\fifo_uart_wave0.jpg
................\fifo_uart_wave1.jpg
................\fifo_uart_waveforms.html
................\src\clk_generator.v
................\...\clk_generator.v.bak
................\...\fifo_read_write.v
................\...\fifo_read_write.v.bak
................\...\key_scan.v
................\...\key_scan.v.bak
................\...\system_ctrl.v
................\...\system_ctrl.v.bak
................\...\transcript
................\...\uart_fifo_design.v
................\...\uart_fifo_design.v.bak
................\...\uart_receiver.v
................\...\uart_receiver.v.bak
................\...\uart_transfer.v
................\...\uart_transfer.v.bak
................\uart_fifo_design.asm.rpt
................\uart_fifo_design.cdf
................\uart_fifo_design.done
................\uart_fifo_design.dpf
................\uart_fifo_design.fit.rpt
................\uart_fifo_design.fit.smsg
................\uart_fifo_design.fit.summary
................\uart_fifo_design.flow.rpt
................\uart_fifo_design.map.rpt
................\uart_fifo_design.map.summary
................\uart_fifo_design.pin
................\uart_fifo_design.pof
................\uart_fifo_design.qpf
................\uart_fifo_design.qsf
................\uart_fifo_design.qws
................\uart_fifo_design.sim.rpt
................\uart_fifo_design.sof
................\uart_fifo_design.sta.rpt
................\uart_fifo_design.sta.summary
................\uart_fifo_design.tan.rpt
................\uart_fifo_design.tan.summary
................\uart_fifo_design.tcl
................\uart_fifo_design.tcl.bak
................\uart_fifo_design.vwf
................\src
uart_fifo_design