文件名称:encode
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
FPGA060 verilog 编码器实验及文档-the Verilog FPGA060 experiments and documentation of the encoder
(系统自动生成,下载前可以参看下载内容)
下载文件列表
encode\designer\impl1\designer.log
......\........\.....\my_encode.adb
......\........\.....\my_encode.dat
......\........\.....\...........tf\verify.log
......\........\.....\my_encode.ide_des
......\........\.....\my_encode.pdb
......\........\.....\my_encode.pdb.depends
......\........\.....\my_encode.tcl
......\encode.prj
......\hdl\my_encode.v
......\simulation\modelsim.ini
......\.martgen\smartgen.aws
......\.ynthesis\my_encode.areasrr
......\.........\my_encode.edn
......\.........\my_encode.fse
......\.........\my_encode.htm
......\.........\my_encode.map
......\.........\my_encode.pdc
......\.........\my_encode.sap
......\.........\my_encode.sdf
......\.........\my_encode.so
......\.........\my_encode.srd
......\.........\my_encode.srm
......\.........\my_encode.srr
......\.........\my_encode.srs
......\.........\my_encode.szr
......\.........\my_encode.tlg
......\.........\my_encode_sdc.sdc
......\.........\my_encode_syn.prj
......\.........\run_options.txt
......\.........\stdout.log
......\.........\.yntmp\my_encode.plg
......\.........\......\my_encode_flink.htm
......\.........\......\my_encode_srr.htm
......\.........\......\my_encode_toc.htm
......\.........\......\sap.log
......\viewdraw\vf\project.lst
......\........\viewdraw.ini
......\designer\impl1\my_encode.dtf
......\........\.....\simulation
......\........\impl1
......\synthesis\backup
......\.........\coreip
......\.........\syntmp
......\viewdraw\sch
......\........\sym
......\........\vf
......\........\wir
......\component
......\constraint
......\coreconsole
......\designer
......\hdl
......\phy_synthesis
......\simulation
......\smartgen
......\stimulus
......\synthesis
......\viewdraw
encode
......\........\.....\my_encode.adb
......\........\.....\my_encode.dat
......\........\.....\...........tf\verify.log
......\........\.....\my_encode.ide_des
......\........\.....\my_encode.pdb
......\........\.....\my_encode.pdb.depends
......\........\.....\my_encode.tcl
......\encode.prj
......\hdl\my_encode.v
......\simulation\modelsim.ini
......\.martgen\smartgen.aws
......\.ynthesis\my_encode.areasrr
......\.........\my_encode.edn
......\.........\my_encode.fse
......\.........\my_encode.htm
......\.........\my_encode.map
......\.........\my_encode.pdc
......\.........\my_encode.sap
......\.........\my_encode.sdf
......\.........\my_encode.so
......\.........\my_encode.srd
......\.........\my_encode.srm
......\.........\my_encode.srr
......\.........\my_encode.srs
......\.........\my_encode.szr
......\.........\my_encode.tlg
......\.........\my_encode_sdc.sdc
......\.........\my_encode_syn.prj
......\.........\run_options.txt
......\.........\stdout.log
......\.........\.yntmp\my_encode.plg
......\.........\......\my_encode_flink.htm
......\.........\......\my_encode_srr.htm
......\.........\......\my_encode_toc.htm
......\.........\......\sap.log
......\viewdraw\vf\project.lst
......\........\viewdraw.ini
......\designer\impl1\my_encode.dtf
......\........\.....\simulation
......\........\impl1
......\synthesis\backup
......\.........\coreip
......\.........\syntmp
......\viewdraw\sch
......\........\sym
......\........\vf
......\........\wir
......\component
......\constraint
......\coreconsole
......\designer
......\hdl
......\phy_synthesis
......\simulation
......\smartgen
......\stimulus
......\synthesis
......\viewdraw
encode