文件名称:100vhdl-example
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
100个virilog语言的开发经典例子，对于初学者和高级学者都非常有用，直接下载运行就能仿真了-100 virilog classic example of language development, for beginners and advanced scholars are very useful, you can directly download and run a simulation
(系统自动生成,下载前可以参看下载内容)
下载文件列表
100vhdl例子\9_MVL7_TYPES\9_MVL7_types.vhd
...........\............\README.TXT
...........\9_MVL7_TYPES
...........\.4_SPARC\README.TXT
...........\94_SPARC
...........\.3_WSS\90_wss_component.vhd
...........\......\90_wss_subtype.vhd
...........\......\93_WSS.VHD
...........\......\93_wss_top.vhd
...........\......\README.TXT
...........\93_WSS
...........\.2_WSS\90_wss_component.vhd
...........\......\90_wss_subtype.vhd
...........\......\92_wss_stringreg.vhd
...........\......\README.TXT
...........\92_WSS
...........\.1_WSS\90_wss_component.vhd
...........\......\90_wss_subtype.vhd
...........\......\91_wss_mem_sequence.vhd
...........\......\README.TXT
...........\91_WSS
...........\.0_WSS\90_wss_component.vhd
...........\......\90_wss_coprocessor.vhd
...........\......\90_wss_subtype.vhd
...........\......\README.TXT
...........\90_WSS
...........\8_BITPKG\8_BITPKG.VHD
...........\........\8_bit_rtl_lib.vhd
...........\........\README.TXT
...........\8_BITPKG
...........\.9_full_adder\89_Full_adder.vhd
...........\.............\89_full_adder_stim.vhd
...........\.............\89_pack_2_0.vhd
...........\.............\README.TXT
...........\89_full_adder
...........\.8_arms_counter\88_ARMS_COUNTER.vhd
...........\...............\88_arms_counter_stim.vhd
...........\...............\88_pack_2_0.vhd
...........\...............\README.TXT
...........\88_arms_counter
...........\.7_control\87_control.vhd
...........\..........\87_control_stim.vhd
...........\..........\README.TXT
...........\87_control
...........\.6_STACK\86_STACK.VHD
...........\........\86_stack_stim.vhd
...........\........\README.TXT
...........\86_STACK
...........\.5_UPC\85_UPC.VHD
...........\......\85_upc_stim.vhd
...........\......\README.TXT
...........\85_UPC
...........\.4_REG\84_REG.VHD
...........\......\84_reg_stim.vhd
...........\......\README.TXT
...........\84_REG
...........\.3_multiplexer\83_multiplexer.vhd
...........\..............\83_multiplexer_stim.vhd
...........\..............\README.TXT
...........\83_multiplexer
...........\.2_output_shifter\82_output_and_shifter.vhd
...........\.................\82_output_shifter_stim.vhd
...........\.................\README.TXT
...........\82_output_shifter
...........\.1_Q_REG\81_Q_REG.VHD
...........\........\81_q_reg_stim.vhd
...........\........\README.TXT
...........\81_Q_REG
...........\.0_MEM\80_MEM.VHD
...........\......\80_mem_stim.vhd
...........\......\README.TXT
...........\80_MEM
...........\7_shiftreg\7_MVL7_functions.vhd
...........\..........\7_shiftreg.vhd
...........\..........\7_synthesis_types.vhd
...........\..........\7_test_vector.vhd
...........\..........\7_TYPES.VHD
...........\..........\README.TXT
...........\7_shiftreg
...........\.9_ALU\79_ALU.VHD
...........\......\79_test_vectors.vhd
...........\......\README.TXT
...........\79_ALU
...........\.8_alu_input\78_alu_inputs.vhd
...........\............\78_test_vectors.vhd
...........\............\README.TXT
...........\78_alu_input
...........\.7_NPS\README.TXT
...........\77_NPS
...........\.6_PID\76_Fpu.vhd
...........\......\76_Pid.vhd
...........\......\76_pid_stim.vhd
...........\......\README.TXT
...........\76_PID
...........\.5_RAM\35_bit_pack.vhd
...........\......\75_RAM.VHD
...........\......\README.TXT
...........\75_RAM
...........\.4_alarm_clock\69_p_alarm_clock.vhd
...........\..............\74_alarm_clock.vhd
...........\............\README.TXT
...........\9_MVL7_TYPES
...........\.4_SPARC\README.TXT
...........\94_SPARC
...........\.3_WSS\90_wss_component.vhd
...........\......\90_wss_subtype.vhd
...........\......\93_WSS.VHD
...........\......\93_wss_top.vhd
...........\......\README.TXT
...........\93_WSS
...........\.2_WSS\90_wss_component.vhd
...........\......\90_wss_subtype.vhd
...........\......\92_wss_stringreg.vhd
...........\......\README.TXT
...........\92_WSS
...........\.1_WSS\90_wss_component.vhd
...........\......\90_wss_subtype.vhd
...........\......\91_wss_mem_sequence.vhd
...........\......\README.TXT
...........\91_WSS
...........\.0_WSS\90_wss_component.vhd
...........\......\90_wss_coprocessor.vhd
...........\......\90_wss_subtype.vhd
...........\......\README.TXT
...........\90_WSS
...........\8_BITPKG\8_BITPKG.VHD
...........\........\8_bit_rtl_lib.vhd
...........\........\README.TXT
...........\8_BITPKG
...........\.9_full_adder\89_Full_adder.vhd
...........\.............\89_full_adder_stim.vhd
...........\.............\89_pack_2_0.vhd
...........\.............\README.TXT
...........\89_full_adder
...........\.8_arms_counter\88_ARMS_COUNTER.vhd
...........\...............\88_arms_counter_stim.vhd
...........\...............\88_pack_2_0.vhd
...........\...............\README.TXT
...........\88_arms_counter
...........\.7_control\87_control.vhd
...........\..........\87_control_stim.vhd
...........\..........\README.TXT
...........\87_control
...........\.6_STACK\86_STACK.VHD
...........\........\86_stack_stim.vhd
...........\........\README.TXT
...........\86_STACK
...........\.5_UPC\85_UPC.VHD
...........\......\85_upc_stim.vhd
...........\......\README.TXT
...........\85_UPC
...........\.4_REG\84_REG.VHD
...........\......\84_reg_stim.vhd
...........\......\README.TXT
...........\84_REG
...........\.3_multiplexer\83_multiplexer.vhd
...........\..............\83_multiplexer_stim.vhd
...........\..............\README.TXT
...........\83_multiplexer
...........\.2_output_shifter\82_output_and_shifter.vhd
...........\.................\82_output_shifter_stim.vhd
...........\.................\README.TXT
...........\82_output_shifter
...........\.1_Q_REG\81_Q_REG.VHD
...........\........\81_q_reg_stim.vhd
...........\........\README.TXT
...........\81_Q_REG
...........\.0_MEM\80_MEM.VHD
...........\......\80_mem_stim.vhd
...........\......\README.TXT
...........\80_MEM
...........\7_shiftreg\7_MVL7_functions.vhd
...........\..........\7_shiftreg.vhd
...........\..........\7_synthesis_types.vhd
...........\..........\7_test_vector.vhd
...........\..........\7_TYPES.VHD
...........\..........\README.TXT
...........\7_shiftreg
...........\.9_ALU\79_ALU.VHD
...........\......\79_test_vectors.vhd
...........\......\README.TXT
...........\79_ALU
...........\.8_alu_input\78_alu_inputs.vhd
...........\............\78_test_vectors.vhd
...........\............\README.TXT
...........\78_alu_input
...........\.7_NPS\README.TXT
...........\77_NPS
...........\.6_PID\76_Fpu.vhd
...........\......\76_Pid.vhd
...........\......\76_pid_stim.vhd
...........\......\README.TXT
...........\76_PID
...........\.5_RAM\35_bit_pack.vhd
...........\......\75_RAM.VHD
...........\......\README.TXT
...........\75_RAM
...........\.4_alarm_clock\69_p_alarm_clock.vhd
...........\..............\74_alarm_clock.vhd