文件名称:exp1.7_adder

  • 所属分类:
  • VHDL编程
  • 资源属性:
  • [VHDL] [源码]
  • 上传时间:
  • 2012-11-26
  • 文件大小:
  • 253kb
  • 下载次数:
  • 0次
  • 提 供 者:
  • dav****
  • 相关连接:
  • 下载说明:
  • 别用迅雷下载,失败请重下,重下不扣分!
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出,可右键点击选“另存为”。
失败请重下,重下不扣分。

介绍说明--下载内容均来自于网络,请自行研究使用

用VHDL及verylog语言设计一个加法器,可以在Quartus II中仿真-Language Design with VHDL and verylog an adder, in the Quartus II simulation
(系统自动生成,下载前可以参看下载内容)

下载文件列表

exp1.7_adder\adder.qsf

............\Project\adder.asm.rpt

............\.......\adder.bsf

............\.......\adder.done

............\.......\adder.dpf

............\.......\adder.fit.rpt

............\.......\adder.fit.smsg

............\.......\adder.fit.summary

............\.......\adder.flow.rpt

............\.......\adder.map.rpt

............\.......\adder.map.summary

............\.......\adder.pin

............\.......\adder.pof

............\.......\adder.qpf

............\.......\adder.qsf

............\.......\adder.qws

............\.......\adder.sim.rpt

............\.......\adder.sof

............\.......\adder.tan.rpt

............\.......\adder.tan.summary

............\.......\adder.tcl

............\.......\adder.vhd

............\.......\adder.vwf

............\.......\Block1.bdf

............\.......\db\adder.asm.qmsg

............\.......\..\adder.asm_labs.ddb

............\.......\..\adder.cbx.xml

............\.......\..\adder.cmp.bpm

............\.......\..\adder.cmp.cdb

............\.......\..\adder.cmp.ecobp

............\.......\..\adder.cmp.hdb

............\.......\..\adder.cmp.logdb

............\.......\..\adder.cmp.rdb

............\.......\..\adder.cmp.tdb

............\.......\..\adder.cmp0.ddb

............\.......\..\adder.cmp2.ddb

............\.......\..\adder.db_info

............\.......\..\adder.eco.cdb

............\.......\..\adder.eds_overflow

............\.......\..\adder.fit.qmsg

............\.......\..\adder.fnsim.cdb

............\.......\..\adder.fnsim.hdb

............\.......\..\adder.fnsim.qmsg

............\.......\..\adder.hier_info

............\.......\..\adder.hif

............\.......\..\adder.map.bpm

............\.......\..\adder.map.cdb

............\.......\..\adder.map.ecobp

............\.......\..\adder.map.hdb

............\.......\..\adder.map.logdb

............\.......\..\adder.map.qmsg

............\.......\..\adder.map_bb.cdb

............\.......\..\adder.map_bb.hdb

............\.......\..\adder.map_bb.hdbx

............\.......\..\adder.map_bb.logdb

............\.......\..\adder.pre_map.cdb

............\.......\..\adder.pre_map.hdb

............\.......\..\adder.psp

............\.......\..\adder.root_partition.cmp.atm

............\.......\..\adder.root_partition.cmp.dfp

............\.......\..\adder.root_partition.cmp.hdbx

............\.......\..\adder.root_partition.cmp.logdb

............\.......\..\adder.root_partition.cmp.rcf

............\.......\..\adder.root_partition.map.atm

............\.......\..\adder.root_partition.map.hdbx

............\.......\..\adder.root_partition.map.info

............\.......\..\adder.rtlv.hdb

............\.......\..\adder.rtlv_sg.cdb

............\.......\..\adder.rtlv_sg_swap.cdb

............\.......\..\adder.sgdiff.cdb

............\.......\..\adder.sgdiff.hdb

............\.......\..\adder.signalprobe.cdb

............\.......\..\adder.sim.cvwf

............\.......\..\adder.sim.hdb

............\.......\..\adder.sim.qmsg

............\.......\..\adder.sim.rdb

............\.......\..\adder.simfam

............\.......\..\adder.sld_design_entry.sci

............\.......\..\adder.sld_design_entry_dsc.sci

............\.......\..\adder.syn_hier_info

............\.......\..\adder.tan.qmsg

............\.......\..\adder.tis_db_list.ddb

............\.......\..\adder.tmw_info

............\.......\..\prev_cmp_adder.asm.qmsg

............\.......\..\prev_cmp_adder.fit.qmsg

............\.......\..\prev_cmp_adder.map.qmsg

............\.......\..\prev_cmp_adder.qmsg

............\.......\..\prev_cmp_adder.tan.qmsg

............\.......\..\wed.wsf

............\.......\pins for adder.txt

............\Verilog File\adder.v

............\............\adder_TB.v

............\.HDL File\adder.vhd

............\Project\db

............\Project

............\Verilog File

............\VHDL File

exp1.7_adder

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台,提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度更多...
  • 请直接用浏览器下载本站内容,不要使用迅雷之类的下载软件,用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*主  题:
*内  容:
*验 证 码:

源码中国 www.ymcn.org