文件名称:POC
介绍说明--下载内容均来自于网络,请自行研究使用
用VHDL语言设计一个并行输出控制器POC,作为系统总线个打印机的借口-The purpose of this project is to design and simulate a parallel output controller(poc) which acts an interface between system bus and printer. The Altera’s Maxplus II EDA tool is recommended and provided for simulation.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
poc瀹為獙.rar