文件名称:DSD_assignment
介绍说明－－下载内容均来自于网络，请自行研究使用
FPGA作业，宦飞主讲老师，上海交通大学-FPGA operations, official flying speaker teachers
(系统自动生成,下载前可以参看下载内容)
下载文件列表
5080369079_史婕茹_DSD作业_2011_05_23
....................................\5080369079_史婕茹_DSD作业_2011_05_23.pdf
....................................\homework1
....................................\homework10
....................................\..........\lab10.cr.mti
....................................\..........\lab10.mpf
....................................\..........\shift_register_4b.v
....................................\..........\shift_register_4b.v.bak
....................................\..........\tb_shift_register4b.v
....................................\..........\tb_shift_register4b.v.bak
....................................\..........\vsim.wlf
....................................\..........\work
....................................\..........\....\shift_register_4b
....................................\..........\....\.................\verilog.asm
....................................\..........\....\.................\_primary.dat
....................................\..........\....\.................\_primary.vhd
....................................\..........\....\tb_shift_register4b
....................................\..........\....\...................\verilog.asm
....................................\..........\....\...................\_primary.dat
....................................\..........\....\...................\_primary.vhd
....................................\..........\....\_info
....................................\..........\....\_temp
....................................\homework11
....................................\..........\freq_div3.v
....................................\..........\freq_div3.v.bak
....................................\..........\lab11.cr.mti
....................................\..........\lab11.mpf
....................................\..........\tb_freq_div3.v
....................................\..........\tb_freq_div3.v.bak
....................................\..........\vsim.wlf
....................................\..........\work
....................................\..........\....\freq_div_3
....................................\..........\....\..........\verilog.asm
....................................\..........\....\..........\_primary.dat
....................................\..........\....\..........\_primary.vhd
....................................\..........\....\tb_freq_div3
....................................\..........\....\............\verilog.asm
....................................\..........\....\............\_primary.dat
....................................\..........\....\............\_primary.vhd
....................................\..........\....\_info
....................................\..........\....\_temp
....................................\homework12
....................................\..........\counter8b_updown.v
....................................\..........\counter8b_updown.v.bak
....................................\..........\lab12.cr.mti
....................................\..........\lab12.mpf
....................................\..........\tb_counter8b_updown.v
....................................\..........\tb_counter8b_updown.v.bak
....................................\..........\vsim.wlf
....................................\..........\work
....................................\..........\....\counter8b_updown
....................................\..........\....\................\verilog.asm
....................................\..........\....\................\_primary.dat
....................................\..........\....\................\_primary.vhd
....................................\..........\....\tb_counter8b_updown
....................................\..........\....\...................\verilog.asm
....................................\..........\....\...................\_primary.dat
....................................\..........\....\...................\_primary.vhd
....................................\..........\....\_info
....................................\..........\....\_temp
.................................
....................................\5080369079_史婕茹_DSD作业_2011_05_23.pdf
....................................\homework1
....................................\homework10
....................................\..........\lab10.cr.mti
....................................\..........\lab10.mpf
....................................\..........\shift_register_4b.v
....................................\..........\shift_register_4b.v.bak
....................................\..........\tb_shift_register4b.v
....................................\..........\tb_shift_register4b.v.bak
....................................\..........\vsim.wlf
....................................\..........\work
....................................\..........\....\shift_register_4b
....................................\..........\....\.................\verilog.asm
....................................\..........\....\.................\_primary.dat
....................................\..........\....\.................\_primary.vhd
....................................\..........\....\tb_shift_register4b
....................................\..........\....\...................\verilog.asm
....................................\..........\....\...................\_primary.dat
....................................\..........\....\...................\_primary.vhd
....................................\..........\....\_info
....................................\..........\....\_temp
....................................\homework11
....................................\..........\freq_div3.v
....................................\..........\freq_div3.v.bak
....................................\..........\lab11.cr.mti
....................................\..........\lab11.mpf
....................................\..........\tb_freq_div3.v
....................................\..........\tb_freq_div3.v.bak
....................................\..........\vsim.wlf
....................................\..........\work
....................................\..........\....\freq_div_3
....................................\..........\....\..........\verilog.asm
....................................\..........\....\..........\_primary.dat
....................................\..........\....\..........\_primary.vhd
....................................\..........\....\tb_freq_div3
....................................\..........\....\............\verilog.asm
....................................\..........\....\............\_primary.dat
....................................\..........\....\............\_primary.vhd
....................................\..........\....\_info
....................................\..........\....\_temp
....................................\homework12
....................................\..........\counter8b_updown.v
....................................\..........\counter8b_updown.v.bak
....................................\..........\lab12.cr.mti
....................................\..........\lab12.mpf
....................................\..........\tb_counter8b_updown.v
....................................\..........\tb_counter8b_updown.v.bak
....................................\..........\vsim.wlf
....................................\..........\work
....................................\..........\....\counter8b_updown
....................................\..........\....\................\verilog.asm
....................................\..........\....\................\_primary.dat
....................................\..........\....\................\_primary.vhd
....................................\..........\....\tb_counter8b_updown
....................................\..........\....\...................\verilog.asm
....................................\..........\....\...................\_primary.dat
....................................\..........\....\...................\_primary.vhd
....................................\..........\....\_info
....................................\..........\....\_temp
.................................