文件名称:RED--PCI-5.0
介绍说明－－下载内容均来自于网络，请自行研究使用
使用PCI9054作为接口芯片，通过FPGA实现PCI9054，SDRAM和AD之间的连接，本程序是以此为目的编写的.-PCI9054 interface chip used as a through FPGA implementation PCI9054, SDRAM, and the connection between AD, the program is prepared for this purpose.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
RED PCI 5.0\1.stp
............\2.stp
............\FPGA1.bsf
............\FPGA1.cdf
............\FPGA1.done
............\FPGA1.dpf
............\FPGA1.fit.smsg
............\FPGA1.fit.summary
............\FPGA1.jdi
............\FPGA1.map.smsg
............\FPGA1.map.summary
............\FPGA1.pin
............\FPGA1.pof
............\FPGA1.qpf
............\FPGA1.qsf
............\FPGA1.qsf.bak
............\FPGA1.sof
............\FPGA1.tan.summary
............\FPGA1.v
............\FPGA1.v.bak
............\pci_test.v
............\pci_test.v.bak
............\PLL.v
............\PLL_wave0.jpg
............\stp1.stp
............\stp2.stp
............\FPGA1.map.rpt
............\FPGA1.merge.rpt
............\FPGA1.fit.rpt
............\FPGA1.asm.rpt
............\FPGA1.tan.rpt
............\FPGA1.flow.rpt
............\FPGA1.qws
............\db\altsyncram_m2p3.tdf
............\..\altsyncram_o2p3.tdf
............\..\cntr_4ti.tdf
............\..\cntr_84i.tdf
............\..\cntr_t5i.tdf
............\..\cntr_u5i.tdf
............\..\cntr_umi.tdf
............\..\decode_9jf.tdf
............\..\decode_ogi.tdf
............\..\FPGA1.cmp.rdb
............\..\FPGA1.cmp.ecobp
............\..\FPGA1.rtlv_sg.cdb
............\..\cntr_26i.tdf
............\..\FPGA1.sldhu_30e344a040fd07e1533c49de5f2d67d1.cmp.logdb
............\..\FPGA1.sldhu_30e344a040fd07e1533c49de5f2d67d1.cmp.dfp
............\..\FPGA1.autos_3e92b2e5d298f5cf757a393f7655ccd81.cmp.logdb
............\..\FPGA1.autos_3e92b2e5d298f5cf757a393f7655ccd81.cmp.dfp
............\..\FPGA1.root_partition.cmp.logdb
............\..\FPGA1.root_partition.cmp.dfp
............\..\FPGA1.merge.qmsg
............\..\FPGA1.asm.qmsg
............\..\FPGA1.map.rcf
............\..\FPGA1.tan.qmsg
............\..\FPGA1.sld_design_entry.sci
............\..\FPGA1.eco.cdb
............\..\FPGA1.rtlv.hdb
............\..\FPGA1.signalprobe.cdb
............\..\FPGA1.map.cdb
............\..\prev_cmp_FPGA1.map.qmsg
............\..\prev_cmp_FPGA1.merge.qmsg
............\..\prev_cmp_FPGA1.fit.qmsg
............\..\prev_cmp_FPGA1.asm.qmsg
............\..\prev_cmp_FPGA1.tan.qmsg
............\..\FPGA1.map.qmsg
............\..\FPGA1.rtlv_sg_swap.cdb
............\..\FPGA1.pre_map.hdb
............\..\FPGA1.pre_map.cdb
............\..\altsyncram_23p3.tdf
............\..\FPGA1.autos_3e92b2e5d298f5cf757a393f7655ccd81.map.logdb
............\..\FPGA1.sldhu_30e344a040fd07e1533c49de5f2d67d1.map.logdb
............\..\FPGA1.sgdiff.cdb
............\..\FPGA1.sgdiff.hdb
............\..\FPGA1.sld_design_entry_dsc.sci
............\..\FPGA1.fit.qmsg
............\..\FPGA1.cmp.logdb
............\..\FPGA1.map_bb.hdb
............\..\FPGA1.map.logdb
............\..\FPGA1.map.hdb
............\..\FPGA1.cmp.tdb
............\..\FPGA1.map.bpm
............\..\FPGA1.cmp.cdb
............\..\FPGA1.tis_db_list.ddb
............\..\FPGA1.cmp.hdb
............\..\FPGA1.cmp.bpm
............\..\FPGA1.cmp0.ddb
............\..\FPGA1.autos_3e92b2e5d298f5cf757a393f7655ccd81.cmp.atm
............\..\FPGA1.autos_3e92b2e5d298f5cf757a393f7655ccd81.cmp.hdbx
............\..\FPGA1.autos_3e92b2e5d298f5cf757a393f7655ccd81.map.atm
............\..\FPGA1.autos_3e92b2e5d298f5cf757a393f7655ccd81.map.hdbx
............\..\FPGA1.autos_3e92b2e5d298f5cf757a393f7655ccd81.map.kpt
............\..\FPGA1.cbx.xml
............\..\FPGA1.cmp.kpt
............\..\FPGA1.cmp_merge.kpt
............\..\FPGA1.db_info
............\..\FPGA1.hier_info
............\..\FPGA1.hif
............\..\FPGA1.map.ecobp
............\2.stp
............\FPGA1.bsf
............\FPGA1.cdf
............\FPGA1.done
............\FPGA1.dpf
............\FPGA1.fit.smsg
............\FPGA1.fit.summary
............\FPGA1.jdi
............\FPGA1.map.smsg
............\FPGA1.map.summary
............\FPGA1.pin
............\FPGA1.pof
............\FPGA1.qpf
............\FPGA1.qsf
............\FPGA1.qsf.bak
............\FPGA1.sof
............\FPGA1.tan.summary
............\FPGA1.v
............\FPGA1.v.bak
............\pci_test.v
............\pci_test.v.bak
............\PLL.v
............\PLL_wave0.jpg
............\stp1.stp
............\stp2.stp
............\FPGA1.map.rpt
............\FPGA1.merge.rpt
............\FPGA1.fit.rpt
............\FPGA1.asm.rpt
............\FPGA1.tan.rpt
............\FPGA1.flow.rpt
............\FPGA1.qws
............\db\altsyncram_m2p3.tdf
............\..\altsyncram_o2p3.tdf
............\..\cntr_4ti.tdf
............\..\cntr_84i.tdf
............\..\cntr_t5i.tdf
............\..\cntr_u5i.tdf
............\..\cntr_umi.tdf
............\..\decode_9jf.tdf
............\..\decode_ogi.tdf
............\..\FPGA1.cmp.rdb
............\..\FPGA1.cmp.ecobp
............\..\FPGA1.rtlv_sg.cdb
............\..\cntr_26i.tdf
............\..\FPGA1.sldhu_30e344a040fd07e1533c49de5f2d67d1.cmp.logdb
............\..\FPGA1.sldhu_30e344a040fd07e1533c49de5f2d67d1.cmp.dfp
............\..\FPGA1.autos_3e92b2e5d298f5cf757a393f7655ccd81.cmp.logdb
............\..\FPGA1.autos_3e92b2e5d298f5cf757a393f7655ccd81.cmp.dfp
............\..\FPGA1.root_partition.cmp.logdb
............\..\FPGA1.root_partition.cmp.dfp
............\..\FPGA1.merge.qmsg
............\..\FPGA1.asm.qmsg
............\..\FPGA1.map.rcf
............\..\FPGA1.tan.qmsg
............\..\FPGA1.sld_design_entry.sci
............\..\FPGA1.eco.cdb
............\..\FPGA1.rtlv.hdb
............\..\FPGA1.signalprobe.cdb
............\..\FPGA1.map.cdb
............\..\prev_cmp_FPGA1.map.qmsg
............\..\prev_cmp_FPGA1.merge.qmsg
............\..\prev_cmp_FPGA1.fit.qmsg
............\..\prev_cmp_FPGA1.asm.qmsg
............\..\prev_cmp_FPGA1.tan.qmsg
............\..\FPGA1.map.qmsg
............\..\FPGA1.rtlv_sg_swap.cdb
............\..\FPGA1.pre_map.hdb
............\..\FPGA1.pre_map.cdb
............\..\altsyncram_23p3.tdf
............\..\FPGA1.autos_3e92b2e5d298f5cf757a393f7655ccd81.map.logdb
............\..\FPGA1.sldhu_30e344a040fd07e1533c49de5f2d67d1.map.logdb
............\..\FPGA1.sgdiff.cdb
............\..\FPGA1.sgdiff.hdb
............\..\FPGA1.sld_design_entry_dsc.sci
............\..\FPGA1.fit.qmsg
............\..\FPGA1.cmp.logdb
............\..\FPGA1.map_bb.hdb
............\..\FPGA1.map.logdb
............\..\FPGA1.map.hdb
............\..\FPGA1.cmp.tdb
............\..\FPGA1.map.bpm
............\..\FPGA1.cmp.cdb
............\..\FPGA1.tis_db_list.ddb
............\..\FPGA1.cmp.hdb
............\..\FPGA1.cmp.bpm
............\..\FPGA1.cmp0.ddb
............\..\FPGA1.autos_3e92b2e5d298f5cf757a393f7655ccd81.cmp.atm
............\..\FPGA1.autos_3e92b2e5d298f5cf757a393f7655ccd81.cmp.hdbx
............\..\FPGA1.autos_3e92b2e5d298f5cf757a393f7655ccd81.map.atm
............\..\FPGA1.autos_3e92b2e5d298f5cf757a393f7655ccd81.map.hdbx
............\..\FPGA1.autos_3e92b2e5d298f5cf757a393f7655ccd81.map.kpt
............\..\FPGA1.cbx.xml
............\..\FPGA1.cmp.kpt
............\..\FPGA1.cmp_merge.kpt
............\..\FPGA1.db_info
............\..\FPGA1.hier_info
............\..\FPGA1.hif
............\..\FPGA1.map.ecobp