文件名称:uart_trials
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
uart(universal asynchronous receive transmit) source code
(系统自动生成,下载前可以参看下载内容)
下载文件列表
uart_trials\src\clk_div_mod\default_view
...........\...\...........\rtl.vhd
...........\...\...........\........info\structure.dh
...........\...\...........\rtl_alt.vhd
...........\...\...........\............info\structure.dh
...........\...\...........\symbol.sb
...........\...\rx_mod\default_view
...........\...\......\fsm.sm
...........\...\......\fsm.sm.bak
...........\...\......\rtl.vhd
...........\...\......\........info\structure.dh
...........\...\......\rtl_fsm.vhd
...........\...\......\rtl_fsm.vhd.bak
...........\...\......\............info\structure.dh
...........\...\......\symbol.sb
...........\...\......\symbol.sb.bak
...........\...\tx_mod\default_view
...........\...\......\fsm.sm
...........\...\......\fsm.sm.bak
...........\...\......\symbol.sb
...........\...\......\symbol.sb.bak
...........\...\uart_feed_mod\default_view
...........\...\.............\struct.bd
...........\...\.............\struct.bd.bak
...........\...\.............\struct.bd.lck
...........\...\.............\......ure.vho.info\properties.atr
...........\...\.............\..................\Simulation\uart_feed_vhd.sdo.rlnk
...........\...\.............\structure.vho.rlnk
...........\...\.............\symbol.sb
...........\...\.....loop_mod\default_view
...........\...\.............\fsm.sm
...........\...\.............\fsm.sm.bak
...........\...\.............\symbol.sb
...........\...\.....mod\default_view
...........\...\........\struct.bd
...........\...\........\struct.bd.bak
...........\...\........\symbol.sb
...........\...\.....feed_mod\structure.vho.info\Simulation
...........\...\clk_div_mod\rtl.vhd.info
...........\...\...........\rtl_alt.vhd.info
...........\...\rx_mod\rtl.vhd.info
...........\...\......\rtl_fsm.vhd.info
...........\...\uart_feed_mod\structure.vho.info
...........\...\clk_div_mod
...........\...\rx_mod
...........\...\tx_mod
...........\...\uart_feed_mod
...........\...\uart_loop_mod
...........\...\uart_mod
...........\src
uart_trials
...........\...\...........\rtl.vhd
...........\...\...........\........info\structure.dh
...........\...\...........\rtl_alt.vhd
...........\...\...........\............info\structure.dh
...........\...\...........\symbol.sb
...........\...\rx_mod\default_view
...........\...\......\fsm.sm
...........\...\......\fsm.sm.bak
...........\...\......\rtl.vhd
...........\...\......\........info\structure.dh
...........\...\......\rtl_fsm.vhd
...........\...\......\rtl_fsm.vhd.bak
...........\...\......\............info\structure.dh
...........\...\......\symbol.sb
...........\...\......\symbol.sb.bak
...........\...\tx_mod\default_view
...........\...\......\fsm.sm
...........\...\......\fsm.sm.bak
...........\...\......\symbol.sb
...........\...\......\symbol.sb.bak
...........\...\uart_feed_mod\default_view
...........\...\.............\struct.bd
...........\...\.............\struct.bd.bak
...........\...\.............\struct.bd.lck
...........\...\.............\......ure.vho.info\properties.atr
...........\...\.............\..................\Simulation\uart_feed_vhd.sdo.rlnk
...........\...\.............\structure.vho.rlnk
...........\...\.............\symbol.sb
...........\...\.....loop_mod\default_view
...........\...\.............\fsm.sm
...........\...\.............\fsm.sm.bak
...........\...\.............\symbol.sb
...........\...\.....mod\default_view
...........\...\........\struct.bd
...........\...\........\struct.bd.bak
...........\...\........\symbol.sb
...........\...\.....feed_mod\structure.vho.info\Simulation
...........\...\clk_div_mod\rtl.vhd.info
...........\...\...........\rtl_alt.vhd.info
...........\...\rx_mod\rtl.vhd.info
...........\...\......\rtl_fsm.vhd.info
...........\...\uart_feed_mod\structure.vho.info
...........\...\clk_div_mod
...........\...\rx_mod
...........\...\tx_mod
...........\...\uart_feed_mod
...........\...\uart_loop_mod
...........\...\uart_mod
...........\src
uart_trials