文件名称:EX4
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
这是一个用Verilog语言编写的一组程序，主要是熟悉开发板的应用，以及verilog语言-This is a Verilog language with a set of procedures, mainly familiar with the application development board, and the verilog language
(系统自动生成,下载前可以参看下载内容)
下载文件列表
EX4\verilogled7\db\led_seg7.db_info
...\...........\..\led_seg7.eco.cdb
...\...........\..\led_seg7.sld_design_entry.sci
...\...........\..\prev_cmp_led_seg7.asm.qmsg
...\...........\..\prev_cmp_led_seg7.fit.qmsg
...\...........\..\prev_cmp_led_seg7.map.qmsg
...\...........\..\prev_cmp_led_seg7.qmsg
...\...........\..\prev_cmp_led_seg7.tan.qmsg
...\...........\incremental_db\compiled_partitions\led_seg7.root_partition.map.kpt
...\...........\..............\README
...\...........\led_seg7.asm.rpt
...\...........\led_seg7.cdf
...\...........\led_seg7.done
...\...........\led_seg7.dpf
...\...........\led_seg7.fit.rpt
...\...........\led_seg7.fit.smsg
...\...........\led_seg7.fit.summary
...\...........\led_seg7.flow.rpt
...\...........\led_seg7.map.rpt
...\...........\led_seg7.map.summary
...\...........\led_seg7.pin
...\...........\led_seg7.pof
...\...........\led_seg7.qpf
...\...........\led_seg7.qsf
...\...........\led_seg7.qws
...\...........\led_seg7.tan.rpt
...\...........\led_seg7.tan.summary
...\...........\led_seg7.v
...\...........\led_seg7.v.bak
...\...........\led_seg7_assignment_defaults.qdf
...\...........\transcript
...\...........\incremental_db\compiled_partitions
...\...........\db
...\...........\incremental_db
...\verilogled7
EX4
...\...........\..\led_seg7.eco.cdb
...\...........\..\led_seg7.sld_design_entry.sci
...\...........\..\prev_cmp_led_seg7.asm.qmsg
...\...........\..\prev_cmp_led_seg7.fit.qmsg
...\...........\..\prev_cmp_led_seg7.map.qmsg
...\...........\..\prev_cmp_led_seg7.qmsg
...\...........\..\prev_cmp_led_seg7.tan.qmsg
...\...........\incremental_db\compiled_partitions\led_seg7.root_partition.map.kpt
...\...........\..............\README
...\...........\led_seg7.asm.rpt
...\...........\led_seg7.cdf
...\...........\led_seg7.done
...\...........\led_seg7.dpf
...\...........\led_seg7.fit.rpt
...\...........\led_seg7.fit.smsg
...\...........\led_seg7.fit.summary
...\...........\led_seg7.flow.rpt
...\...........\led_seg7.map.rpt
...\...........\led_seg7.map.summary
...\...........\led_seg7.pin
...\...........\led_seg7.pof
...\...........\led_seg7.qpf
...\...........\led_seg7.qsf
...\...........\led_seg7.qws
...\...........\led_seg7.tan.rpt
...\...........\led_seg7.tan.summary
...\...........\led_seg7.v
...\...........\led_seg7.v.bak
...\...........\led_seg7_assignment_defaults.qdf
...\...........\transcript
...\...........\incremental_db\compiled_partitions
...\...........\db
...\...........\incremental_db
...\verilogled7
EX4