文件名称:verilog
介绍说明－－下载内容均来自于网络，请自行研究使用
verilog basics materials
(系统自动生成,下载前可以参看下载内容)
下载文件列表
verilog\anil_7.doc
.......\Chapter 09A.pdf
.......\Chapter3L.pdf
.......\CummingsSNUG2003Boston_Resets.pdf
.......\fwdcode
.......\.......\attachments.zip
.......\.......\ex_1a.v
.......\.......\ex_1c.v
.......\.......\ex_1d.v
.......\.......\ex_2a.v
.......\.......\factorial function.txt
.......\.......\factorial task.txt
.......\.......\fwdcode.zip
.......\sutherland-verilog2001-hdlcon00.pdf
.......\sync_fifo.pdf
.......\VHDL-Handbook.pdf
.......\Chapter 09A.pdf
.......\Chapter3L.pdf
.......\CummingsSNUG2003Boston_Resets.pdf
.......\fwdcode
.......\.......\attachments.zip
.......\.......\ex_1a.v
.......\.......\ex_1c.v
.......\.......\ex_1d.v
.......\.......\ex_2a.v
.......\.......\factorial function.txt
.......\.......\factorial task.txt
.......\.......\fwdcode.zip
.......\sutherland-verilog2001-hdlcon00.pdf
.......\sync_fifo.pdf
.......\VHDL-Handbook.pdf