文件名称:SRAM_1wait
介绍说明--下载内容均来自于网络,请自行研究使用
The aim of this vhdl file is to create a simple interface betwhen the sram and a basic processor on a semisync data bus. This was made using the test board DE2 from Altera.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
SRAM_1wait.VHD