文件名称:0.01s-Timer-designed-in-VHDL
介绍说明－－下载内容均来自于网络，请自行研究使用
该设计方案是用VHDL语言实现0.01s计时器，该方案列出了详细的开发过程和所有源代码，并虽有仿真结果-The design solution is to use VHDL language 0.01s timer, the program lists the detailed development process, and all source code, and although the simulation results
(系统自动生成,下载前可以参看下载内容)
下载文件列表
0.01s Timer designed in VHDL.pdf