文件名称:regregreg
- 所属分类：
- VHDL编程
- 资源属性：
- [VHDL] [源码]
- 上传时间：
- 2012-11-26
- 文件大小：
- 163kb
- 下载次数：
- 0次
- 提 供 者：
- Huang******
- 相关连接：
- 无
- 下载说明：
- 别用迅雷下载，失败请重下，重下不扣分！
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
环境上没有看到verilog，才选VHDL 程序是verilog写的 实现电平敏感的1 位数据锁存器-function to complice reg with verilog
(系统自动生成,下载前可以参看下载内容)
下载文件列表
电平敏感的1 位数据锁存器\db\latch_1.asm.qmsg
........................\..\latch_1.asm_labs.ddb
........................\..\latch_1.cbx.xml
........................\..\latch_1.cmp.cdb
........................\..\latch_1.cmp.hdb
........................\..\latch_1.cmp.kpt
........................\..\latch_1.cmp.logdb
........................\..\latch_1.cmp.rdb
........................\..\latch_1.cmp.tdb
........................\..\latch_1.cmp0.ddb
........................\..\latch_1.cmp2.ddb
........................\..\latch_1.dbp
........................\..\latch_1.db_info
........................\..\latch_1.eco.cdb
........................\..\latch_1.fit.qmsg
........................\..\latch_1.hier_info
........................\..\latch_1.hif
........................\..\latch_1.map.cdb
........................\..\latch_1.map.hdb
........................\..\latch_1.map.logdb
........................\..\latch_1.map.qmsg
........................\..\latch_1.pre_map.cdb
........................\..\latch_1.pre_map.hdb
........................\..\latch_1.psp
........................\..\latch_1.rtlv.hdb
........................\..\latch_1.rtlv_sg.cdb
........................\..\latch_1.rtlv_sg_swap.cdb
........................\..\latch_1.sgdiff.cdb
........................\..\latch_1.sgdiff.hdb
........................\..\latch_1.signalprobe.cdb
........................\..\latch_1.sld_design_entry.sci
........................\..\latch_1.sld_design_entry_dsc.sci
........................\..\latch_1.syn_hier_info
........................\..\latch_1.tan.qmsg
........................\latch_1.asm.rpt
........................\latch_1.done
........................\latch_1.fit.rpt
........................\latch_1.fit.smsg
........................\latch_1.fit.summary
........................\latch_1.flow.rpt
........................\latch_1.map.rpt
........................\latch_1.map.summary
........................\latch_1.pin
........................\latch_1.pof
........................\latch_1.qpf
........................\latch_1.qsf
........................\latch_1.qws
........................\latch_1.rar
........................\latch_1.sof
........................\latch_1.tan.rpt
........................\latch_1.tan.summary
........................\latch_1.v
........................\db
电平敏感的1 位数据锁存器
........................\..\latch_1.asm_labs.ddb
........................\..\latch_1.cbx.xml
........................\..\latch_1.cmp.cdb
........................\..\latch_1.cmp.hdb
........................\..\latch_1.cmp.kpt
........................\..\latch_1.cmp.logdb
........................\..\latch_1.cmp.rdb
........................\..\latch_1.cmp.tdb
........................\..\latch_1.cmp0.ddb
........................\..\latch_1.cmp2.ddb
........................\..\latch_1.dbp
........................\..\latch_1.db_info
........................\..\latch_1.eco.cdb
........................\..\latch_1.fit.qmsg
........................\..\latch_1.hier_info
........................\..\latch_1.hif
........................\..\latch_1.map.cdb
........................\..\latch_1.map.hdb
........................\..\latch_1.map.logdb
........................\..\latch_1.map.qmsg
........................\..\latch_1.pre_map.cdb
........................\..\latch_1.pre_map.hdb
........................\..\latch_1.psp
........................\..\latch_1.rtlv.hdb
........................\..\latch_1.rtlv_sg.cdb
........................\..\latch_1.rtlv_sg_swap.cdb
........................\..\latch_1.sgdiff.cdb
........................\..\latch_1.sgdiff.hdb
........................\..\latch_1.signalprobe.cdb
........................\..\latch_1.sld_design_entry.sci
........................\..\latch_1.sld_design_entry_dsc.sci
........................\..\latch_1.syn_hier_info
........................\..\latch_1.tan.qmsg
........................\latch_1.asm.rpt
........................\latch_1.done
........................\latch_1.fit.rpt
........................\latch_1.fit.smsg
........................\latch_1.fit.summary
........................\latch_1.flow.rpt
........................\latch_1.map.rpt
........................\latch_1.map.summary
........................\latch_1.pin
........................\latch_1.pof
........................\latch_1.qpf
........................\latch_1.qsf
........................\latch_1.qws
........................\latch_1.rar
........................\latch_1.sof
........................\latch_1.tan.rpt
........................\latch_1.tan.summary
........................\latch_1.v
........................\db
电平敏感的1 位数据锁存器