文件名称:Regs071221068
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
六到三十二位译码器，verilog语言书写-decoder，6 to 32， verilog
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Regs071221068\db\mux_ioc.tdf
.............\..\prev_cmp_Regs071221068.asm.qmsg
.............\..\prev_cmp_Regs071221068.fit.qmsg
.............\..\prev_cmp_Regs071221068.map.qmsg
.............\..\prev_cmp_Regs071221068.qmsg
.............\..\prev_cmp_Regs071221068.tan.qmsg
.............\..\Regs071221068.db_info
.............\..\Regs071221068.eco.cdb
.............\..\Regs071221068.sim.cvwf
.............\..\Regs071221068.sld_design_entry.sci
.............\..\wed.wsf
.............\Decode_6to32.v
.............\Mux_1by32.v
.............\Reg.v
.............\Reg0.v
.............\Regs071221068.qpf
.............\Regs071221068.qsf
.............\Regs071221068.qws
.............\Regs071221068.v
.............\Regs071221068.vwf
.............\Regs071221068_assignment_defaults.qdf
.............\RegsSub.v
.............\release\Regs071221068.asm.rpt
.............\.......\Regs071221068.done
.............\.......\Regs071221068.fit.rpt
.............\.......\Regs071221068.fit.smsg
.............\.......\Regs071221068.fit.summary
.............\.......\Regs071221068.flow.rpt
.............\.......\Regs071221068.map.rpt
.............\.......\Regs071221068.map.summary
.............\.......\Regs071221068.pin
.............\.......\Regs071221068.pof
.............\.......\Regs071221068.sim.rpt
.............\.......\Regs071221068.sof
.............\.......\Regs071221068.tan.rpt
.............\.......\Regs071221068.tan.summary
.............\db
.............\release
Regs071221068
.............\..\prev_cmp_Regs071221068.asm.qmsg
.............\..\prev_cmp_Regs071221068.fit.qmsg
.............\..\prev_cmp_Regs071221068.map.qmsg
.............\..\prev_cmp_Regs071221068.qmsg
.............\..\prev_cmp_Regs071221068.tan.qmsg
.............\..\Regs071221068.db_info
.............\..\Regs071221068.eco.cdb
.............\..\Regs071221068.sim.cvwf
.............\..\Regs071221068.sld_design_entry.sci
.............\..\wed.wsf
.............\Decode_6to32.v
.............\Mux_1by32.v
.............\Reg.v
.............\Reg0.v
.............\Regs071221068.qpf
.............\Regs071221068.qsf
.............\Regs071221068.qws
.............\Regs071221068.v
.............\Regs071221068.vwf
.............\Regs071221068_assignment_defaults.qdf
.............\RegsSub.v
.............\release\Regs071221068.asm.rpt
.............\.......\Regs071221068.done
.............\.......\Regs071221068.fit.rpt
.............\.......\Regs071221068.fit.smsg
.............\.......\Regs071221068.fit.summary
.............\.......\Regs071221068.flow.rpt
.............\.......\Regs071221068.map.rpt
.............\.......\Regs071221068.map.summary
.............\.......\Regs071221068.pin
.............\.......\Regs071221068.pof
.............\.......\Regs071221068.sim.rpt
.............\.......\Regs071221068.sof
.............\.......\Regs071221068.tan.rpt
.............\.......\Regs071221068.tan.summary
.............\db
.............\release
Regs071221068