文件名称:VHDLdigital
介绍说明--下载内容均来自于网络,请自行研究使用
7段数码管译码器设计与实现
一.实验目的
1. 掌握7段数码管译码器的设计与实现
2. 掌握模块化的设计方法
二.实验内容
设计一个7段数码管译码器,带数码管的4位可逆计数器
[具体要求]
1. 7段数码管译码器
使用拨码开关SW3, SW2, SW1, SW0作为输入,SW3为高位,SW0为低位。
将输出的结果在HEX1,HEX0显示。当输入为‘0000’~‘1111’显示为00~15,
2. 带数码管的4位可逆计数器
将实验三的结果在数码管上显示。结合上次实验,将4位可逆计数器,数码管显示,分别作为两个子模块,实现在数码管上显示的4位可逆计数器。
-7 digital control design and implementation of the decoder
1. Purpose of the experiment
1. To master digital control decoder 7 Design and Implementation
2. Master modular design
2. Experimental content
Design of a 7-segment digital tube decoder, with a digital 4-bit reversible counter tube
[Specific requirements]
1.7 Duan digital control decoder
Use DIP switch SW3, SW2, SW1, SW0 as input, SW3 is high, SW0 is low.
The output of the HEX1, HEX0 display. When the input to 0000 ~ 1111 is displayed as 00 to 15,
2. With digital control of the 4-bit reversible counter
The experimental results of the three digital tube display. Combined with the previous experiment, the 4-bit reversible counter, digital display, as the two sub-modules, respectively, to achieve in the digital tube display reversible 4-bit counter.
一.实验目的
1. 掌握7段数码管译码器的设计与实现
2. 掌握模块化的设计方法
二.实验内容
设计一个7段数码管译码器,带数码管的4位可逆计数器
[具体要求]
1. 7段数码管译码器
使用拨码开关SW3, SW2, SW1, SW0作为输入,SW3为高位,SW0为低位。
将输出的结果在HEX1,HEX0显示。当输入为‘0000’~‘1111’显示为00~15,
2. 带数码管的4位可逆计数器
将实验三的结果在数码管上显示。结合上次实验,将4位可逆计数器,数码管显示,分别作为两个子模块,实现在数码管上显示的4位可逆计数器。
-7 digital control design and implementation of the decoder
1. Purpose of the experiment
1. To master digital control decoder 7 Design and Implementation
2. Master modular design
2. Experimental content
Design of a 7-segment digital tube decoder, with a digital 4-bit reversible counter tube
[Specific requirements]
1.7 Duan digital control decoder
Use DIP switch SW3, SW2, SW1, SW0 as input, SW3 is high, SW0 is low.
The output of the HEX1, HEX0 display. When the input to 0000 ~ 1111 is displayed as 00 to 15,
2. With digital control of the 4-bit reversible counter
The experimental results of the three digital tube display. Combined with the previous experiment, the 4-bit reversible counter, digital display, as the two sub-modules, respectively, to achieve in the digital tube display reversible 4-bit counter.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
udcounter.vhd
数码管.docx
数码管.docx