文件名称:mypjct
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
自己的一次设计，用verilog语言实现的一个自动售票机的设计-One' s own design, using verilog language implementation of the design of an automatic vending machine
(系统自动生成,下载前可以参看下载内容)
下载文件列表
mypjct\automatic_sell\smartgen\smartgen.aws
......\..............\hdl\automatic_sell.v
......\..............\...\debouncing.v
......\..............\viewdraw\vf\project.lst
......\..............\........\viewdraw.ini
......\..............\simulation\run.do
......\..............\..........\modelsim.log
......\..............\..........\presynth\_info
......\..............\..........\........\.temp\vlogtd8mtc
......\..............\..........\........\.....\vlog7gz9w4
......\..............\..........\........\_vmake
......\..............\..........\........\automatic_sell\_primary.vhd
......\..............\..........\........\..............\verilog.psm
......\..............\..........\........\..............\_primary.dbs
......\..............\..........\........\..............\_primary.dat
......\..............\..........\........\debouncing\_primary.vhd
......\..............\..........\........\..........\verilog.psm
......\..............\..........\........\..........\_primary.dbs
......\..............\..........\........\..........\_primary.dat
......\..............\..........\........\stimulus\_primary.vhd
......\..............\..........\........\........\verilog.psm
......\..............\..........\........\........\_primary.dbs
......\..............\..........\........\........\_primary.dat
......\..............\..........\........\tb_clock_minmax\_primary.vhd
......\..............\..........\........\...............\verilog.psm
......\..............\..........\........\...............\_primary.dbs
......\..............\..........\........\...............\_primary.dat
......\..............\..........\........\.estbench\_primary.vhd
......\..............\..........\........\.........\verilog.psm
......\..............\..........\........\.........\_primary.dbs
......\..............\..........\........\.........\_primary.dat
......\..............\..........\vsim.wlf
......\..............\..........\modelsim.ini.sav
......\..............\..........\modelsim.ini
......\..............\.ynthesis\stdout.log
......\..............\.........\backup\automatic_sell.srr
......\..............\.........\run_options.txt
......\..............\.........\automatic_sell.tlg
......\..............\.........\automatic_sell.so
......\..............\.........\automatic_sell_syn.prd
......\..............\.........\automatic_sell_syn.prj
......\..............\.........\automatic_sell.srr
......\..............\.timulus\automatic_sell.hpj
......\..............\........\waveperl.log
......\..............\........\BtimErrors.log
......\..............\........\files_to_build.txt
......\..............\........\automatic_sell_tbench.v
......\..............\........\automatic_sell_tbench.btim
......\..............\........\automatic_sell.dsk
......\..............\........\automatic_sell_tbench.bk
......\..............\designer\impl1\automatic_sell.ide_des
......\..............\........\.....\debouncing.ide_des
......\..............\automatic_sell.prj
......\..............\simulation\presynth\_temp
......\..............\..........\........\automatic_sell
......\..............\..........\........\debouncing
......\..............\..........\........\stimulus
......\..............\..........\........\tb_clock_minmax
......\..............\..........\........\testbench
......\..............\designer\impl1\simulation
......\..............\viewdraw\vf
......\..............\........\sch
......\..............\........\sym
......\..............\........\wir
......\..............\simulation\presynth
......\..............\.ynthesis\syntmp
......\..............\.........\coreip
......\..............\.........\backup
......\..............\designer\impl1
......\..............\smartgen
......\..............\hdl
......\..............\constraint
......\..............\viewdraw
......\..............\component
......\..............\coreconsole
......\..............\simulation
......\..............\synthesis
......\..............\phy_synthesis
......\..............\stimulus
......\..............\designer
......\automatic_sell
mypjct
......\..............\hdl\automatic_sell.v
......\..............\...\debouncing.v
......\..............\viewdraw\vf\project.lst
......\..............\........\viewdraw.ini
......\..............\simulation\run.do
......\..............\..........\modelsim.log
......\..............\..........\presynth\_info
......\..............\..........\........\.temp\vlogtd8mtc
......\..............\..........\........\.....\vlog7gz9w4
......\..............\..........\........\_vmake
......\..............\..........\........\automatic_sell\_primary.vhd
......\..............\..........\........\..............\verilog.psm
......\..............\..........\........\..............\_primary.dbs
......\..............\..........\........\..............\_primary.dat
......\..............\..........\........\debouncing\_primary.vhd
......\..............\..........\........\..........\verilog.psm
......\..............\..........\........\..........\_primary.dbs
......\..............\..........\........\..........\_primary.dat
......\..............\..........\........\stimulus\_primary.vhd
......\..............\..........\........\........\verilog.psm
......\..............\..........\........\........\_primary.dbs
......\..............\..........\........\........\_primary.dat
......\..............\..........\........\tb_clock_minmax\_primary.vhd
......\..............\..........\........\...............\verilog.psm
......\..............\..........\........\...............\_primary.dbs
......\..............\..........\........\...............\_primary.dat
......\..............\..........\........\.estbench\_primary.vhd
......\..............\..........\........\.........\verilog.psm
......\..............\..........\........\.........\_primary.dbs
......\..............\..........\........\.........\_primary.dat
......\..............\..........\vsim.wlf
......\..............\..........\modelsim.ini.sav
......\..............\..........\modelsim.ini
......\..............\.ynthesis\stdout.log
......\..............\.........\backup\automatic_sell.srr
......\..............\.........\run_options.txt
......\..............\.........\automatic_sell.tlg
......\..............\.........\automatic_sell.so
......\..............\.........\automatic_sell_syn.prd
......\..............\.........\automatic_sell_syn.prj
......\..............\.........\automatic_sell.srr
......\..............\.timulus\automatic_sell.hpj
......\..............\........\waveperl.log
......\..............\........\BtimErrors.log
......\..............\........\files_to_build.txt
......\..............\........\automatic_sell_tbench.v
......\..............\........\automatic_sell_tbench.btim
......\..............\........\automatic_sell.dsk
......\..............\........\automatic_sell_tbench.bk
......\..............\designer\impl1\automatic_sell.ide_des
......\..............\........\.....\debouncing.ide_des
......\..............\automatic_sell.prj
......\..............\simulation\presynth\_temp
......\..............\..........\........\automatic_sell
......\..............\..........\........\debouncing
......\..............\..........\........\stimulus
......\..............\..........\........\tb_clock_minmax
......\..............\..........\........\testbench
......\..............\designer\impl1\simulation
......\..............\viewdraw\vf
......\..............\........\sch
......\..............\........\sym
......\..............\........\wir
......\..............\simulation\presynth
......\..............\.ynthesis\syntmp
......\..............\.........\coreip
......\..............\.........\backup
......\..............\designer\impl1
......\..............\smartgen
......\..............\hdl
......\..............\constraint
......\..............\viewdraw
......\..............\component
......\..............\coreconsole
......\..............\simulation
......\..............\synthesis
......\..............\phy_synthesis
......\..............\stimulus
......\..............\designer
......\automatic_sell
mypjct