文件名称:83390078DDS
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出,可右键点击选“另存为”。
失败请重下,重下不扣分。
如迅雷强制弹出,可右键点击选“另存为”。
失败请重下,重下不扣分。
介绍说明--下载内容均来自于网络,请自行研究使用
DDS的工作原理是以数控振荡器的方式产生频率、相位可控制的正弦波。电路一般包括基准时钟、频率累加器、相位累加器、幅度/相位转换电路、D/A转换器和低通滤波器(LPF)。频率累加器对输入信号进行累加运算,产生频率控制数据X(frequency data或相位步进量)。相位累加器由N位全加器和N位累加寄存器级联而成,对代表频率的2进制码进行累加运算,是典型的反馈电路,产生累加结果Y。幅度/相位转换电路实质上是一个波形寄存器,以供查表使用。读出的数据送入D/A转换器和低通滤波器。-DDS works the way we are digitally controlled oscillator frequency, phase controlled sine wave. Circuits generally include reference clock, frequency accumulator, phase accumulator, amplitude/phase converter circuit, D/A converter and low-pass filter (LPF). The frequency accumulator to accumulate the input signal operation to produce the frequency control data X (frequency data or phase stepping volume). From the N-bit phase accumulator and the N-bit full adder cascade accumulation register is made on behalf of the frequency of the two binary codes accumulation operation, is a typical feedback circuit, resulting in cumulative results of Y. Amplitude/phase converter circuit is essentially a waveform register for look-up table to use. Read out the data into the D/A converter and low pass filter.相关搜索: DDS
codes
DDS
by
VHDL
SINE
WAVE
VHDL
低通滤波器
Verilog
vhdl
寄存器
VHDL
DDS
VHDL
vhdl
adder
codes
DDS
by
VHDL
SINE
WAVE
VHDL
低通滤波器
Verilog
vhdl
寄存器
VHDL
DDS
VHDL
vhdl
adder
(系统自动生成,下载前可以参看下载内容)
下载文件列表
new\AT89X55.H
...\led.c
...\9833.c
...\led.h
...\9833.LST
...\new.plg
...\9833.OBJ
...\new.hex
...\new
...\new_Uv2.Bak
...\led.LST
...\led.OBJ
...\new.Uv2
...\new.lnp
...\new.M51
...\new_Opt.Bak
...\new.Opt
...\portconf.c
new
...\led.c
...\9833.c
...\led.h
...\9833.LST
...\new.plg
...\9833.OBJ
...\new.hex
...\new
...\new_Uv2.Bak
...\led.LST
...\led.OBJ
...\new.Uv2
...\new.lnp
...\new.M51
...\new_Opt.Bak
...\new.Opt
...\portconf.c
new