文件名称:counter

  • 所属分类:
  • VHDL编程
  • 资源属性:
  • 上传时间:
  • 2012-11-26
  • 文件大小:
  • 104kb
  • 下载次数:
  • 0次
  • 提 供 者:
  • l**
  • 相关连接:
  • 下载说明:
  • 别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容均来自于网络,请自行研究使用

this the 1 bit counter clock where the counter increase by 1 on rising edge clock-this is the 1 bit counter clock where the counter increase by 1 on rising edge clock
(系统自动生成,下载前可以参看下载内容)

下载文件列表

counter\counter_xdb\tmp\ise\__OBJSTORE__\ProjectNavigatorGui\CViewSelector

.......\...........\...\...\............\...................\CViewSelector_StrTbl

.......\...........\...\...\............\................\dpm_project_main\dpm_project_main

.......\...........\...\...\............\................\................\dpm_project_main_StrTbl

.......\...........\...\...\............\................Gui\File-SynthesisOnly

.......\...........\...\...\............\...................\File-SynthesisOnly_StrTbl

.......\...........\...\...\............\xreport\Gc_RvReportViewer-Current-Module

.......\...........\...\...\............\.......\Gc_RvReportViewer-Current-Module_StrTbl

.......\...........\...\...\............\.......\Gc_RvReportViewer-Module-Data-counter

.......\...........\...\...\............\.......\Gc_RvReportViewer-Module-Data-counter_StrTbl

.......\...........\...\...\............\.......\Gc_RvReportViewer-Module-DataFactory-Default

.......\...........\...\...\............\.......\Gc_RvReportViewer-Module-DataFactory-Default_StrTbl

.......\...........\...\...\............\HierarchicalDesign\HDProject\HDProject

.......\...........\...\...\............\..................\.........\HDProject_StrTbl

.......\...........\...\...\............\ProjectNavigatorGui\Library-SynthesisOnly

.......\...........\...\...\............\...................\Library-SynthesisOnly_StrTbl

.......\...........\...\...\............\...................\Process-BehavioralSim-

.......\...........\...\...\............\...................\Process-BehavioralSim-DESUT_VHDL_ARCHITECTURE

.......\...........\...\...\............\...................\Process-BehavioralSim-DESUT_VHDL_ARCHITECTURE_StrTbl

.......\...........\...\...\............\...................\Process-BehavioralSim-_StrTbl

.......\...........\...\...\............\...................\Process-SynthesisOnly-

.......\...........\...\...\............\...................\Process-SynthesisOnly-DESUT_VHDL_ARCHITECTURE

.......\...........\...\...\............\...................\Process-SynthesisOnly-DESUT_VHDL_ARCHITECTURE_StrTbl

.......\...........\...\...\............\...................\Process-SynthesisOnly-_StrTbl

.......\...........\...\...\..REGISTRY__\bitgen\regkeys

.......\...........\...\...\............\...init\regkeys

.......\...........\...\...\............\cpldfit\regkeys

.......\...........\...\...\............\dumpngdio\regkeys

.......\...........\...\...\............\XSLTProcess\regkeys

.......\...........\...\...\............\map\regkeys

.......\...........\...\...\............\fuse\regkeys

.......\...........\...\...\............\idem\regkeys

.......\...........\...\...\............\hprep6\regkeys

.......\...........\...\...\............\libgen\regkeys

.......\...........\...\...\............\netgen\regkeys

.......\...........\...\...\............\par\regkeys

.......\...........\...\...\............\.latgen\regkeys

.......\...........\...\...\............\ngc2edif\regkeys

.......\...........\...\...\............\...build\regkeys

.......\...........\...\...\............\..dbuild\regkeys

.......\...........\...\...\............\trce\regkeys

.......\...........\...\...\............\.sim\regkeys

.......\...........\...\...\............\runner\regkeys

.......\...........\...\...\............\simgen\regkeys

.......\...........\...\...\............\taengine\regkeys

.......\...........\...\...\............\xst\regkeys

.......\...........\...\...\............\.pwr\regkeys

.......\...........\...\...\............\vhpcomp\regkeys

.......\...........\...\...\............\.logcomp\regkeys

.......\...........\...\...\............\common\regkeys

.......\...........\...\...\............\ProjectNavigator\regkeys

.......\...........\...\...\............\................11\regkeys

.......\...........\...\...\............\HierarchicalDesign\HDProject\regkeys

.......\...........\...\...\............\_ProjRepoInternal_\regkeys

.......\...........\...\...\..OBJSTORE__\PnAutoRun\Scripts\RunOnce_tcl

.......\...........\...\...\............\.........\.......\RunOnce_tcl_StrTbl

.......\......

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台,提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度更多...
  • 请直接用浏览器下载本站内容,不要使用迅雷之类的下载软件,用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*主  题:
*内  容:
*验 证 码:

源码中国 www.ymcn.org