文件名称:hwitl_sim
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
xilinx CTC IPcore(encoder 和 decoder)的测试，经过AWGN信道。 -This simulation uses a AWGN module to include noise as part of the simulation. Prior to
running the simulation, the UniSim models for the encoder and decoder must be generated as
well as the AWGN module.
running the simulation, the UniSim models for the encoder and decoder must be generated as
well as the AWGN module.
相关搜索： awgn
(系统自动生成,下载前可以参看下载内容)
下载文件列表
hwitl_sim
.........\bit_counter.vhd
.........\bpsk.m
.........\clk_counter.vhd
.........\clockgen.vhd
.........\ctc_ber.vhd
.........\ctc_ber_shell.vhd
.........\ctc_ber_shell_config.m
.........\data_counter.vhd
.........\enc_strobe.vhd
.........\err_counter.vhd
.........\generate_ber.m
.........\generate_TCC16eBer.m
.........\getedit.m
.........\getpopup.m
.........\partoser.vhd
.........\puncture_gen.vhd
.........\quantize.vhd
.........\RAMB16_S4096X4.vhd
.........\RAMB16_S8192X2.vhd
.........\RAMB16_S8192Xd.vhd
.........\reset_counter.vhd
.........\rloc_package.vhd
.........\sertopar.vhd
.........\TCC16eBerDemo.fig
.........\TCC16eBerDemo.m
.........\tcc16e_ber_shell.vhd
.........\tcc16e_ber_test.mdl
.........\tcc16e_ber_test_ml506.mdl
.........\bit_counter.vhd
.........\bpsk.m
.........\clk_counter.vhd
.........\clockgen.vhd
.........\ctc_ber.vhd
.........\ctc_ber_shell.vhd
.........\ctc_ber_shell_config.m
.........\data_counter.vhd
.........\enc_strobe.vhd
.........\err_counter.vhd
.........\generate_ber.m
.........\generate_TCC16eBer.m
.........\getedit.m
.........\getpopup.m
.........\partoser.vhd
.........\puncture_gen.vhd
.........\quantize.vhd
.........\RAMB16_S4096X4.vhd
.........\RAMB16_S8192X2.vhd
.........\RAMB16_S8192Xd.vhd
.........\reset_counter.vhd
.........\rloc_package.vhd
.........\sertopar.vhd
.........\TCC16eBerDemo.fig
.........\TCC16eBerDemo.m
.........\tcc16e_ber_shell.vhd
.........\tcc16e_ber_test.mdl
.........\tcc16e_ber_test_ml506.mdl