文件名称:AIC
介绍说明－－下载内容均来自于网络，请自行研究使用
使用FPGA/CPLD设置语音AD、DA转换芯片AIC23，FPGA/CPLD系统时钟为24.576MHz
1、AIC系统时钟为12.288MHz，SPI时钟为6.144MHz
2、AIC处于主控模式
3、input bit length 16bit output bit length 16bit MSB first
4、帧同步在96KHz-The use of FPGA/CPLD set voice AD, DA conversion chip AIC23, FPGA/CPLD system clock for the 24.576MHz 1, AIC system clock is 12.288MHz, SPI clock is 6.144MHz 2, AIC is in master mode 3, input bit length 16bit output bit length 16bit MSB first 4, fr a me synchronization at 96KHz
1、AIC系统时钟为12.288MHz，SPI时钟为6.144MHz
2、AIC处于主控模式
3、input bit length 16bit output bit length 16bit MSB first
4、帧同步在96KHz-The use of FPGA/CPLD set voice AD, DA conversion chip AIC23, FPGA/CPLD system clock for the 24.576MHz 1, AIC system clock is 12.288MHz, SPI clock is 6.144MHz 2, AIC is in master mode 3, input bit length 16bit output bit length 16bit MSB first 4, fr a me synchronization at 96KHz
相关搜索： fpga
da
FPGA
AIC
cpld
da
aic23
vhdl
FPGA
SPI
AIC23
SPI
FPGA
VHDL
fr a me
SPI
VHDL
bit
synchronization
da
FPGA
AIC
cpld
da
aic23
vhdl
FPGA
SPI
AIC23
SPI
FPGA
VHDL
fr a me
SPI
VHDL
bit
synchronization
(系统自动生成,下载前可以参看下载内容)
下载文件列表
AIC.v