文件名称:verilog_slides
介绍说明－－下载内容均来自于网络，请自行研究使用
What is Verilog?
➥ Verilog HDL is a Hardware Descr iption Language (HDL)
➥ Verilog HDL allows describe designs at a high level of
abstraction as well as the lower implementation levels
➥ Primary use of HDLs is the simulation of designs
➥ Verilog is a discrete event time simulator
What is VeriWell?
➥ VeriWell is a comprehensive implementation of Verilog HDL-What is Verilog?
➥ Verilog HDL is a Hardware Descr iption Language (HDL)
➥ Verilog HDL allows describe designs at a high level of
abstraction as well as the lower implementation levels
➥ Primary use of HDLs is the simulation of designs
➥ Verilog is a discrete event time simulator
What is VeriWell?
➥ VeriWell is a comprehensive implementation of Verilog HDL-What is Verilog?
(系统自动生成,下载前可以参看下载内容)
下载文件列表
verilog_slides.pdf