资源列表

« 1 2 ... .30 .31 .32 .33 .34 3535.36 .37 .38 .39 .40 ... 4311 »

[VHDL编程eda_traffic_light

说明:vhdl实现交通灯设计,可以实现十字路口处交通控制,开发工具quartus-vhdl traffic lights to achieve the design, can be achieved at a crossroads Traffic Control Office, Development Tools quartus
<gmaj> 在 2025-01-21 上传 | 大小:1.51mb | 下载:0

[VHDL编程VHDLtraining

说明:VHDL语言入门教学,比较全。适合入门的人看。-VHDL training
<chenjiwei> 在 2025-01-21 上传 | 大小:1.5mb | 下载:0

[VHDL编程VHDL_training

说明:VHDL语言入门教程 已简单实用的示例来介绍VHDL语言的语法和基本要点,通俗易懂,非常时候初学者。-Getting Started Tutorial VHDL language has been simple and practical example to introduce the VHDL language, syntax and the basic elements of user-friendly, very of
<郑佛少> 在 2025-01-21 上传 | 大小:1.5mb | 下载:0

[VHDL编程VHDLtraining

说明:The basic concepts of VHDL language 1.1 Data types and data objects declared 1.2 VHDL descr iption of the syntax 1.3 Class design 1.4 functions, procedures and packages 1.5 Issues and discussion 1.6 Reference
<vkiy> 在 2025-01-21 上传 | 大小:1.5mb | 下载:0

[VHDL编程virtex5

说明:Virtex® -5 devices are configured by loading application-specific configuration data—the bitstream—into internal memory. Because Xilinx FPGA configuration memory is volatile, it must be configured each time it is
<leilei> 在 2025-01-21 上传 | 大小:1.51mb | 下载:0

[VHDL编程Taiwan_VHDL_course_notes

说明:台湾中正大学 VHDL语言培训教程,内容全面,浅显易懂,适合在校学生及专业人士参考-National Chung Cheng University in Taiwan VHDL language training course is comprehensive, easy to understand for students and professionals in the Reference
<hxt> 在 2025-01-21 上传 | 大小:1.5mb | 下载:0

[VHDL编程13.SeqCktTiming

说明:Sequential timing of digital circuits, timing analysis basics.
<Vbhat> 在 2025-01-21 上传 | 大小:1.51mb | 下载:0

[VHDL编程DE2_USB_API

说明:This design contains hardware and software that allows you to test various components on the board, including the LEDs, 7-segment displays, SRAM, SDRAM, Flash, and the VGA port. All of this is done via a software interfa
<马晓> 在 2025-01-21 上传 | 大小:1.5mb | 下载:0

[VHDL编程dds1

说明:用ALTERA 公司的fpga芯片,编程语言是VerilogHDL,实现DDS数字信号发生器,可以产生正弦信号,三角信号,矩形信号。-ALTERA company fpga chip, programming languages, Verilog HDL, to achieve the DDS digital signal generator, can generate sine signal, triangle signal, rec
<郭晨> 在 2025-01-21 上传 | 大小:1.5mb | 下载:0

[VHDL编程VHDLtutorial

说明:教你如何快速的熟悉和掌握vhdl语言,了解该语言的逻辑和时序,能尽快的应用到fpga的开发上-Teach you how to quickly become familiar with and master the vhdl language, understand the logic and timing of the language can be applied as soon as possible to the fpga de
<鲁林松> 在 2025-01-21 上传 | 大小:1.5mb | 下载:0

[VHDL编程FPGA交通灯

说明:设计一个简单自动控制的交通灯控制系统。具体要求,在道路十字路口的两个方向各设一组红绿指示灯,显示顺序为,其中一个方向是绿灯、黄灯、红灯,另一个方向是红灯、绿灯、黄灯;设置一组数码管,以倒计时的方式显示允许通过或禁止通过的时间,其中绿灯、黄灯、红灯的持续时间分别为80s/6s/40s。(Design a simple and automatic traffic light control system. The specific requ
<anbao > 在 2025-01-21 上传 | 大小:1.5mb | 下载:0

[VHDL编程08_1_hdmi_output_test

说明:基于fpga的hdmi彩条输出实验 , 彩条生成模块加上hdmi编码器,输出TMDS信号接到显示器即可看到彩条。 可以调整输出分辨率(HDMI color bar output experiment based on FPGA The color bar generation module and the HDMI encoder can output the TMDS signal to the display and see the
<黑鱼秋水> 在 2019-03-25 上传 | 大小:1.51mb | 下载:1
« 1 2 ... .30 .31 .32 .33 .34 3535.36 .37 .38 .39 .40 ... 4311 »

源码中国 www.ymcn.org