文件名称:3fp
介绍说明－－下载内容均来自于网络，请自行研究使用
奇数分频和倍频(只需修改参数就可以实现较难得基数分频和倍频)-Odd frequency and frequency-doubling (just modify the parameters can be achieved relatively rare sub-base frequency and octave)
(系统自动生成,下载前可以参看下载内容)
下载文件列表
奇数分频和倍频(只需修改参数就可以实现较难得基数分频和倍频)
..........................................................\threediv_clk
..........................................................\............\db
..........................................................\............\..\threediv_clk.asm.qmsg
..........................................................\............\..\threediv_clk.cbx.xml
..........................................................\............\..\threediv_clk.cmp.cdb
..........................................................\............\..\threediv_clk.cmp.hdb
..........................................................\............\..\threediv_clk.cmp.kpt
..........................................................\............\..\threediv_clk.cmp.logdb
..........................................................\............\..\threediv_clk.cmp.rdb
..........................................................\............\..\threediv_clk.cmp.tdb
..........................................................\............\..\threediv_clk.cmp0.ddb
..........................................................\............\..\threediv_clk.dbp
..........................................................\............\..\threediv_clk.db_info
..........................................................\............\..\threediv_clk.eco.cdb
..........................................................\............\..\threediv_clk.eds_overflow
..........................................................\............\..\threediv_clk.fit.qmsg
..........................................................\............\..\threediv_clk.fnsim.cdb
..........................................................\............\..\threediv_clk.fnsim.hdb
..........................................................\............\..\threediv_clk.fnsim.qmsg
..........................................................\............\..\threediv_clk.hier_info
..........................................................\............\..\threediv_clk.hif
..........................................................\............\..\threediv_clk.map.cdb
..........................................................\............\..\threediv_clk.map.hdb
..........................................................\............\..\threediv_clk.map.logdb
..........................................................\............\..\threediv_clk.map.qmsg
..........................................................\............\..\threediv_clk.pre_map.cdb
..........................................................\............\..\threediv_clk.pre_map.hdb
..........................................................\............\..\threediv_clk.psp
..........................................................\............\..\threediv_clk.rtlv.hdb
..........................................................\............\..\threediv_clk.rtlv_sg.cdb
..........................................................\............\..\threediv_clk.rtlv_sg_swap.cdb
..........................................................\............\..\threediv_clk.sgdiff.cdb
..........................................................\............\..\threediv_clk.sgdiff.hdb
..........................................................\............\..\threediv_clk.signalprobe.cdb
..........................................................\............\..\threediv_clk.sim.hdb
..........................................................\............\..\threediv_clk.sim.qmsg
..........................................................\............\..\threediv_clk.sim.rdb
..........................................................\............\..\threediv_clk.sim.vwf
..........................................................\............\..\threediv_clk.sld_design_entry.sci
..........................................................\............\..\threediv_clk.sld_design_entry_dsc.sci
..........................................................\............\..\threediv_clk.syn_hier_info
..........................................................\....
..........................................................\threediv_clk
..........................................................\............\db
..........................................................\............\..\threediv_clk.asm.qmsg
..........................................................\............\..\threediv_clk.cbx.xml
..........................................................\............\..\threediv_clk.cmp.cdb
..........................................................\............\..\threediv_clk.cmp.hdb
..........................................................\............\..\threediv_clk.cmp.kpt
..........................................................\............\..\threediv_clk.cmp.logdb
..........................................................\............\..\threediv_clk.cmp.rdb
..........................................................\............\..\threediv_clk.cmp.tdb
..........................................................\............\..\threediv_clk.cmp0.ddb
..........................................................\............\..\threediv_clk.dbp
..........................................................\............\..\threediv_clk.db_info
..........................................................\............\..\threediv_clk.eco.cdb
..........................................................\............\..\threediv_clk.eds_overflow
..........................................................\............\..\threediv_clk.fit.qmsg
..........................................................\............\..\threediv_clk.fnsim.cdb
..........................................................\............\..\threediv_clk.fnsim.hdb
..........................................................\............\..\threediv_clk.fnsim.qmsg
..........................................................\............\..\threediv_clk.hier_info
..........................................................\............\..\threediv_clk.hif
..........................................................\............\..\threediv_clk.map.cdb
..........................................................\............\..\threediv_clk.map.hdb
..........................................................\............\..\threediv_clk.map.logdb
..........................................................\............\..\threediv_clk.map.qmsg
..........................................................\............\..\threediv_clk.pre_map.cdb
..........................................................\............\..\threediv_clk.pre_map.hdb
..........................................................\............\..\threediv_clk.psp
..........................................................\............\..\threediv_clk.rtlv.hdb
..........................................................\............\..\threediv_clk.rtlv_sg.cdb
..........................................................\............\..\threediv_clk.rtlv_sg_swap.cdb
..........................................................\............\..\threediv_clk.sgdiff.cdb
..........................................................\............\..\threediv_clk.sgdiff.hdb
..........................................................\............\..\threediv_clk.signalprobe.cdb
..........................................................\............\..\threediv_clk.sim.hdb
..........................................................\............\..\threediv_clk.sim.qmsg
..........................................................\............\..\threediv_clk.sim.rdb
..........................................................\............\..\threediv_clk.sim.vwf
..........................................................\............\..\threediv_clk.sld_design_entry.sci
..........................................................\............\..\threediv_clk.sld_design_entry_dsc.sci
..........................................................\............\..\threediv_clk.syn_hier_info
..........................................................\....