文件名称:I2Csalve.v
介绍说明－－下载内容均来自于网络，请自行研究使用
Modified I2C salve design
1. Asynchronous design: ASIC or FPGA design option
2. 8 bits CSR RW interface: 0~15, address and control
3. PAD not included
4. Altera CPLD verified
1. Asynchronous design: ASIC or FPGA design option
2. 8 bits CSR RW interface: 0~15, address and control
3. PAD not included
4. Altera CPLD verified
(系统自动生成,下载前可以参看下载内容)
下载文件列表
I2Csalve.v