文件名称:counter (2)
介绍说明－－下载内容均来自于网络，请自行研究使用
This tutorial introduce VHDL code for clock pulse and 4-bit counter. With four bits, the counter count from 0 to 15. The timing of the counter is controlled by a clock signal. There will be a clear signal which can reset the counter value.
相关搜索： b
(系统自动生成,下载前可以参看下载内容)
下载文件列表
clock_pulse.zip
counter.do
counter.zip
counter.do
counter.zip