文件名称:verilog-uart-master
介绍说明－－下载内容均来自于网络，请自行研究使用
Verilog TUTORIAL for beginners. We had earlier published a Verilog tutorial that made use of the Xilinx ISE Simulator.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
verilog-uart-master
...................\.gitignore
...................\.travis.yml
...................\AUTHORS
...................\COPYING
...................\README
...................\README.md
...................\example
...................\.......\ATLYS
...................\.......\.....\fpga
...................\.......\.....\....\Makefile
...................\.......\.....\....\common
...................\.......\.....\....\......\xilinx.mk
...................\.......\.....\....\fpga.ucf
...................\.......\.....\....\fpga
...................\.......\.....\....\....\Makefile
...................\.......\.....\....\lib
...................\.......\.....\....\...\uart
...................\.......\.....\....\rtl
...................\.......\.....\....\...\debounce_switch.v
...................\.......\.....\....\...\fpga.v
...................\.......\.....\....\...\fpga_core.v
...................\.......\.....\....\...\sync_reset.v
...................\.......\.....\....\...\sync_signal.v
...................\.......\NexysVideo
...................\.......\..........\fpga
...................\.......\..........\....\Makefile
...................\.......\..........\....\common
...................\.......\..........\....\......\vivado.mk
...................\.......\..........\....\fpga.xdc
...................\.......\..........\....\fpga
...................\.......\..........\....\....\Makefile
...................\.......\..........\....\lib
...................\.......\..........\....\...\uart
...................\.......\..........\....\rtl
...................\.......\..........\....\...\debounce_switch.v
...................\.......\..........\....\...\fpga.v
...................\.......\..........\....\...\fpga_core.v
...................\.......\..........\....\...\sync_reset.v
...................\.......\..........\....\...\sync_signal.v
...................\.......\VCU108
...................\.......\......\fpga
...................\.......\......\....\Makefile
...................\.......\......\....\common
...................\.......\......\....\......\vivado.mk
...................\.......\......\....\fpga.xdc
...................\.......\......\....\fpga
...................\.......\......\....\....\Makefile
...................\.......\......\....\lib
...................\.......\......\....\...\uart
...................\.......\......\....\rtl
...................\.......\......\....\...\debounce_switch.v
...................\.......\......\....\...\fpga.v
...................\.......\......\....\...\fpga_core.v
...................\.......\......\....\...\sync_reset.v
...................\.......\......\....\...\sync_signal.v
...................\rtl
...................\...\uart.v
...................\...\uart_rx.v
...................\...\uart_tx.v
...................\tb
...................\..\axis_ep.py
...................\..\test_uart_rx.py
...................\..\test_uart_rx.v
...................\..\test_uart_tx.py
...................\..\test_uart_tx.v
...................\..\uart_ep.py