文件名称:verilog-ethernet-master
介绍说明－－下载内容均来自于网络，请自行研究使用
Verilog TUTORIAL for beginners. We had earlier published a Verilog tutorial that made use of the Xilinx ISE Simulator.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
verilog-ethernet-master
.......................\.gitignore
.......................\.travis.yml
.......................\AUTHORS
.......................\COPYING
.......................\README
.......................\README.md
.......................\example
.......................\.......\ATLYS
.......................\.......\.....\fpga
.......................\.......\.....\....\Makefile
.......................\.......\.....\....\clock.ucf
.......................\.......\.....\....\common
.......................\.......\.....\....\......\xilinx.mk
.......................\.......\.....\....\fpga.ucf
.......................\.......\.....\....\fpga
.......................\.......\.....\....\....\Makefile
.......................\.......\.....\....\lib
.......................\.......\.....\....\...\eth
.......................\.......\.....\....\rtl
.......................\.......\.....\....\...\debounce_switch.v
.......................\.......\.....\....\...\fpga.v
.......................\.......\.....\....\...\fpga_core.v
.......................\.......\.....\....\...\sync_reset.v
.......................\.......\.....\....\...\sync_signal.v
.......................\.......\.....\....\tb
.......................\.......\.....\....\..\arp_ep.py
.......................\.......\.....\....\..\axis_ep.py
.......................\.......\.....\....\..\eth_ep.py
.......................\.......\.....\....\..\gmii_ep.py
.......................\.......\.....\....\..\ip_ep.py
.......................\.......\.....\....\..\test_fpga_core.py
.......................\.......\.....\....\..\test_fpga_core.v
.......................\.......\.....\....\..\udp_ep.py
.......................\.......\DE5-Net
.......................\.......\.......\fpga
.......................\.......\.......\....\Makefile
.......................\.......\.......\....\README.md
.......................\.......\.......\....\common
.......................\.......\.......\....\......\altera.mk
.......................\.......\.......\....\cores
.......................\.......\.......\....\.....\Makefile
.......................\.......\.......\....\.....\phy.v
.......................\.......\.......\....\.....\phy_reconfig.v
.......................\.......\.......\....\fpga.qsf
.......................\.......\.......\....\fpga.sdc
.......................\.......\.......\....\fpga
.......................\.......\.......\....\....\Makefile
.......................\.......\.......\....\lib
.......................\.......\.......\....\...\eth
.......................\.......\.......\....\rtl
.......................\.......\.......\....\...\debounce_switch.v
.......................\.......\.......\....\...\fpga.v
.......................\.......\.......\....\...\fpga_core.v
.......................\.......\.......\....\...\i2c_master.v
.......................\.......\.......\....\...\si570_i2c_init.v
.......................\.......\.......\....\...\sync_reset.v
.......................\.......\.......\....\...\sync_signal.v
.......................\.......\.......\....\tb
.......................\.......\.......\....\..\arp_ep.py
.......................\.......\.......\....\..\axis_ep.py
.......................\.......\.......\....\..\eth_ep.py
.......................\.......\.......\....\..\ip_ep.py
.......................\.......\.......\....\..\test_fpga_core.py
.......................\.......\.......\....\..\test_fpga_core.v
.......................\.......\.......\....\..\udp_ep.py
.......................\.......\.......\....\..\xgmii_ep.py
.......................\.......\HXT100G
.......................\.......\.......\fpga
.......................\.......\.......\....\Makefile
.......................\.......\.......\....\README.md
.......................\.......\.......\....\common
.......................\.......\.......\....\......\xilinx.mk
.......................\.......\.......\....\coregen
.......................\.......\.......\....\.......\Makefile
.......................\.......\.......\....\.......\coregen.cgp
.......................\.......\.......\....\.......\ten_gig_eth_