文件名称:Area-Delay-Power-Efficient-Carry-Select-Adder-usi
介绍说明－－下载内容均来自于网络，请自行研究使用
Implementation of IEEE 2015 paper for Area–Delay–Power Efficient Carry-Select Adder using VLSI verilog .The code tested by modelsim and also main program is test.v . If have any trouble mail to anandg.embedd@gmail.com-Implementation of IEEE 2015 paper for Area–Delay–Power Efficient Carry-Select Adder using VLSI verilog .The code tested by modelsim and also main program is test.v . If have any trouble mail to anandg.embedd@gmail.com
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Area–Delay–Power Efficient Carry-Select Adder using verilog\Area–Delay–Powerr.pdf
.............................................................\Code\cg_0_2.v
.............................................................\....\cg_0_3.v
.............................................................\....\cg_0_4.v
.............................................................\....\cg_0_4.v.bak
.............................................................\....\cg_0_5.v
.............................................................\....\cg_0_5.v.bak
.............................................................\....\cg_1_2.v
.............................................................\....\cg_1_3.v
.............................................................\....\cg_1_3.v.bak
.............................................................\....\cg_1_4.v
.............................................................\....\cg_1_4.v.bak
.............................................................\....\cg_1_5.v
.............................................................\....\cg_1_5.v.bak
.............................................................\....\cs_2.v
.............................................................\....\cs_3.v
.............................................................\....\cs_4.v
.............................................................\....\cs_5.v
.............................................................\....\fsg_2.v
.............................................................\....\fsg_3.v
.............................................................\....\fsg_3.v.bak
.............................................................\....\fsg_4.v
.............................................................\....\fsg_4.v.bak
.............................................................\....\fsg_5.v
.............................................................\....\fsg_5.v.bak
.............................................................\....\full_adder.v
.............................................................\....\half_adder.v
.............................................................\....\hsg_2.v
.............................................................\....\hsg_3.v
.............................................................\....\hsg_4.v
.............................................................\....\hsg_5.v
.............................................................\....\modelsim.ini
.............................................................\....\rca.v
.............................................................\....\rca.v.bak
.............................................................\....\stage1.v
.............................................................\....\stage2.v
.............................................................\....\stage3.v
.............................................................\....\stage4.v
.............................................................\....\test.v
.............................................................\....\test.v.bak
.............................................................\....\vsim.wlf
.............................................................\....\work\cg_0_2\verilog.asm
.............................................................\....\....\......\_primary.dat
.............................................................\....\....\......\_primary.vhd
.............................................................\....\....\.....3\verilog.asm
.............................................................\....\....\......\_primary.dat
.............................................................\....\....\......\_primary.vhd
.............................................................\....\....\.....4\verilog.asm
.............................................................\....\....\......\_primary.dat
.............................................................\....\....\......\_primary.vhd
.............................................................\....\....\.....5\verilog.asm
...........................