文件名称:IYUG
介绍说明－－下载内容均来自于网络，请自行研究使用
The AES-128 implementation as depicted in Figure 3 has
been implemented on the FPGA. This required an initial
round key addition followed by ten rounds of S-Box.
been implemented on the FPGA. This required an initial
round key addition followed by ten rounds of S-Box.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
PSNR.m
DCT_Analysis.m
LSB_Analysis.m