文件名称:FPGA-design-and-verification-using-Simulink
- 所属分类：
- 单片机(51,AVR,MSP430等)
- 资源属性：
- [PDF]
- 上传时间：
- 2015-10-16
- 文件大小：
- 134kb
- 下载次数：
- 0次
- 提 供 者：
- jaya*****
- 相关连接：
- 无
- 下载说明：
- 别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容均来自于网络，请自行研究使用
Xilinx System Generator for DSP is a MATLAB Simulink block set that facilitates system design.
Targeting Xilinx FPGAs within the familiar MATLAB environment, System Generator for DSP gives
you the ability to functionally simulate a design and use the MATLAB environment to verify bit- and
cycle-true models against the golden reference results. These reference results can be produced
either externally or inside the MATLAB environment, and you can target a Xilinx FPGA hardware
platform all within MATLAB. System Generator complements HDL design tasks by providing an
easily configured test bench for both functional-Xilinx System Generator for DSP is a MATLAB Simulink block set that facilitates system design.
Targeting Xilinx FPGAs within the familiar MATLAB environment, System Generator for DSP gives
you the ability to functionally simulate a design and use the MATLAB environment to verify bit- and
cycle-true models against the golden reference results. These reference results can be produced
either externally or inside the MATLAB environment, and you can target a Xilinx FPGA hardware
platform all within MATLAB. System Generator complements HDL design tasks by providing an
easily configured test bench for both functional
Targeting Xilinx FPGAs within the familiar MATLAB environment, System Generator for DSP gives
you the ability to functionally simulate a design and use the MATLAB environment to verify bit- and
cycle-true models against the golden reference results. These reference results can be produced
either externally or inside the MATLAB environment, and you can target a Xilinx FPGA hardware
platform all within MATLAB. System Generator complements HDL design tasks by providing an
easily configured test bench for both functional-Xilinx System Generator for DSP is a MATLAB Simulink block set that facilitates system design.
Targeting Xilinx FPGAs within the familiar MATLAB environment, System Generator for DSP gives
you the ability to functionally simulate a design and use the MATLAB environment to verify bit- and
cycle-true models against the golden reference results. These reference results can be produced
either externally or inside the MATLAB environment, and you can target a Xilinx FPGA hardware
platform all within MATLAB. System Generator complements HDL design tasks by providing an
easily configured test bench for both functional
(系统自动生成,下载前可以参看下载内容)
下载文件列表
FPGA-design-and-verification-using-Simulink.pdf