文件名称:Display_7seg

  • 所属分类:
  • VHDL编程
  • 资源属性:
  • [Linux] [SHELL] [源码]
  • 上传时间:
  • 2015-09-09
  • 文件大小:
  • 475kb
  • 下载次数:
  • 0次
  • 提 供 者:
  • 罗*
  • 相关连接:
  • 下载说明:
  • 别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容均来自于网络,请自行研究使用

Basys 3 开发板入门实验,按键控制7段数码管显示试验。-Basys 3 development board entry test, key control of the 7 section of the digital tube display test.
(系统自动生成,下载前可以参看下载内容)

下载文件列表





Display_7seg\Display_7seg.cache\wt\java_command_handlers.wdf

............\..................\..\synthesis.wdf

............\..................\..\synthesis_details.wdf

............\..................\..\webtalk_pa.xml

............\..................\..\xsim.wdf

............\.............hw\Display_7seg.lpr

............\...............\webtalk\.xsim_webtallk.info

............\...............\.......\usage_statistics_ext_labtool.wdm

............\.............runs\.jobs\vrs_config_1.xml

............\.................\.....\vrs_config_10.xml

............\.................\.....\vrs_config_11.xml

............\.................\.....\vrs_config_2.xml

............\.................\.....\vrs_config_3.xml

............\.................\.....\vrs_config_4.xml

............\.................\.....\vrs_config_5.xml

............\.................\.....\vrs_config_6.xml

............\.................\.....\vrs_config_7.xml

............\.................\.....\vrs_config_8.xml

............\.................\.....\vrs_config_9.xml

............\.................\impl_1\.init_design.begin.rst

............\.................\......\.init_design.end.rst

............\.................\......\.opt_design.begin.rst

............\.................\......\.opt_design.end.rst

............\.................\......\.place_design.begin.rst

............\.................\......\.place_design.end.rst

............\.................\......\.route_design.begin.rst

............\.................\......\.route_design.end.rst

............\.................\......\.vivado.begin.rst

............\.................\......\.vivado.end.rst

............\.................\......\.Vivado_Implementation.queue.rst

............\.................\......\.write_bitstream.begin.rst

............\.................\......\.write_bitstream.end.rst

............\.................\......\display_7seg.bit

............\.................\......\display_7seg.tcl

............\.................\......\display_7seg.vdi

............\.................\......\display_7seg_11708.backup.vdi

............\.................\......\display_7seg_7808.backup.vdi

............\.................\......\display_7seg_clock_utilization_placed.rpt

............\.................\......\display_7seg_control_sets_placed.rpt

............\.................\......\display_7seg_drc_opted.rpt

............\.................\......\display_7seg_drc_routed.pb

............\.................\......\display_7seg_drc_routed.rpt

............\.................\......\display_7seg_io_placed.rpt

............\.................\......\display_7seg_opt.dcp

............\.................\......\display_7seg_placed.dcp

............\.................\......\display_7seg_power_routed.rpt

............\.................\......\display_7seg_power_summary_routed.pb

............\.................\......\display_7seg_routed.dcp

............\.................\......\display_7seg_route_status.pb

............\.................\......\display_7seg_route_status.rpt

............\.................\......\display_7seg_timing_summary_routed.rpt

............\.................\......\display_7seg_timing_summary_routed.rpx

............\.................\......\display_7seg_utilization_placed.pb

............\.................\......\display_7seg_utilization_placed.rpt

............\.................\......\gen_run.xml

............\.................\......\htr.txt

............\.................\......\init_design.pb

............\.................\......\ISEWrap.js

............\.................\......\ISEWrap.sh

............\.................\......\opt_design.pb

............\.................\......\place_design.pb

............\.................\......\project.wdf

............\.................\......\route_design.pb

............\.................\......\rundef.js

............\.................\......\runme.bat

............\.................\......\runme.log

............\.................\......\runme.sh

............\.................\......\usage_statistics_webtalk.html

............\.................\......\usage_statistics_webtalk.xml

..........

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台,提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度更多...
  • 请直接用浏览器下载本站内容,不要使用迅雷之类的下载软件,用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*主  题:
*内  容:
*验 证 码:

源码中国 www.ymcn.org