文件名称:JPG
介绍说明－－下载内容均来自于网络，请自行研究使用
Implementing the YCBCR and DCT stage of jpeg encoding
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Simulation\B.txt
..........\ColorConversion.v
..........\ColorConversion.v.bak
..........\ConstantMultiplier11bit.v
..........\ConstantMultiplier11bit.v.bak
..........\ConstantMultiplier13bit.v
..........\ConstantMultiplier13bit.v.bak
..........\ConstantMultiplier14bit.v
..........\ConstantMultiplier14bit.v.bak
..........\CrmTableDivider.v
..........\CrmTableDivider.v.bak
..........\CrmTableRam.v
..........\CrmTableRam.v.bak
..........\DCT1D.m
..........\DCT1D.v
..........\DCT1D.v.bak
..........\DCT1DTruncated.m
..........\DCT2DCrmDivided.m
..........\DCT2DCrmDivided.v
..........\DCT2DCrmDivided.v.bak
..........\DCT2DLumDivided.m
..........\DCT2DLumDivided.v
..........\DCT2DLumDivided.v.bak
..........\DPRAM.v
..........\G.txt
..........\LumTableDivider.v
..........\LumTableDivider.v.bak
..........\LumTableRam.v
..........\modelsim.ini
..........\outcb.txt
..........\outcr.txt
..........\Phase1LumCrm.m
..........\Phase1LumCrm.v
..........\Phase1LumCrm.v.bak
..........\pipedAdder.v
..........\pipedAdderPos.v
..........\R.txt
..........\ResultCb.txt
..........\ResultCr.txt
..........\TestBench.v.bak
..........\TestBench.vt
..........\TestBench.vt.bak
..........\vsim.wlf
..........\work\@color@conversion\verilog.psm
..........\....\.................\_primary.dat
..........\....\.................\_primary.dbs
..........\....\.................\_primary.vhd
..........\....\...nstant@multiplier11bit\verilog.psm
..........\....\.........................\_primary.dat
..........\....\.........................\_primary.dbs
..........\....\.........................\_primary.vhd
..........\....\.....................3bit\verilog.psm
..........\....\.........................\_primary.dat
..........\....\.........................\_primary.dbs
..........\....\.........................\_primary.vhd
..........\....\.....................4bit\verilog.psm
..........\....\.........................\_primary.dat
..........\....\.........................\_primary.dbs
..........\....\.........................\_primary.vhd
..........\....\..rm@table@divider\verilog.psm
..........\....\..................\_primary.dat
..........\....\..................\_primary.dbs
..........\....\..................\_primary.vhd
..........\....\...........ram\verilog.psm
..........\....\..............\_primary.dat
..........\....\..............\_primary.dbs
..........\....\..............\_primary.vhd
..........\....\.d@c@t1@d\verilog.psm
..........\....\.........\_primary.dat
..........\....\.........\_primary.dbs
..........\....\.........\_primary.vhd
..........\....\......2@d@crm@divided\verilog.psm
..........\....\.....................\_primary.dat
..........\....\.....................\_primary.dbs
..........\....\.....................\_primary.vhd
..........\....\..........lum@divided\verilog.psm
..........\....\.....................\_primary.dat
..........\....\.....................\_primary.dbs
..........\....\.....................\_primary.vhd
..........\....\...p@r@a@m\verilog.psm
..........\....\..........\_primary.dat
..........\....\..........\_primary.dbs
..........\....\..........\_primary.vhd
..........\....\.lum@table@divider\verilog.psm
..........\....\..................\_primary.dat
..........\....\..................\_primary.dbs
..........\....\..................\_primary.vhd
..........\....\...........ram\verilog.psm
..........\....\..............\_primary.dat
..........\....\..............\_primary.dbs
..........\....\..............\_primary.vhd
..........\....\.phase1@lum\verilog.psm
..........\....\...........\_primary.dat
..........\....\...........\_primary.dbs
..........\....\...........\_primary.vhd
..........\....\...........@crm\verilog.psm
..........\....\...............\_primary.dat
..........\....\...............\_primary.dbs
..........\....\...............\_primary.vhd
..........\....\.test@bench\verilog.psm