文件名称:multiplier
介绍说明－－下载内容均来自于网络，请自行研究使用
Area-efficient architectures for double precision multiplier on FPGA,
with run-time-reconfigurable dual single precision support
with run-time-reconfigurable dual single precision support
(系统自动生成,下载前可以参看下载内容)
下载文件列表
multiplier\km_vhdl.prj
..........\k34b_vhdl.prj
..........\DPdSP_vhdl.prj
..........\zarb_synthesis.vhd
..........\multKM.vhd
..........\DPdSP.vhd
..........\sub68.vhd
..........\Add33.vhd
..........\k34b.vhd
..........\Add68.vhd
..........\sub17.vhd
..........\sub48.vhd
..........\dsp48_17add.vhd
..........\Add106.vhd
..........\zarb.vhd
..........\mult64x64.vhd
..........\Sub39.vhd
..........\mult19x19.vhd
..........\AddSub.vhd
..........\Adder48.vhd
..........\Adder20.vhd
..........\dsp48_macro_vhdl.prj
..........\Adder21.vhd
..........\Adder38.vhd
..........\dsp48_macro.vhd
..........\tDSdSP.vhd
..........\tKM.vhd
..........\tb1.vhd
..........\tb1_vhdl.prj
..........\km.vhd
..........\sub12.vhd
..........\Add12.vhd
multiplier