文件名称:FPGA-IMPLEMENTATION-OF-AN-AES-PROCESSOR
介绍说明－－下载内容均来自于网络，请自行研究使用
Advanced Encryption Standard(AES) implementing in a faster and secured way is expected. AES can be
implemented in software/hardware. In hardware implementation ASIC solution requires high cost and much design
time while FPGA based implementation offers lower cost, quicker and more customizable solution. This paper
represents implementing AES in FPGA with minimum latency and speedy throughput where Verilog HDL is used
to simulate the operations.
implemented in software/hardware. In hardware implementation ASIC solution requires high cost and much design
time while FPGA based implementation offers lower cost, quicker and more customizable solution. This paper
represents implementing AES in FPGA with minimum latency and speedy throughput where Verilog HDL is used
to simulate the operations.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
FPGA IMPLEMENTATION OF AN AES PROCESSOR.pdf