文件名称:pcie_ml505esx1_prj
介绍说明－－下载内容均来自于网络，请自行研究使用
PCIE的DMA实现的Verilog代码-PCIE DMA implementation of Verilog code
(系统自动生成,下载前可以参看下载内容)
下载文件列表
pcie_ml505esx1_prj
..................\ml505cg
..................\.......\endpoint_blk_plus_v1_5
..................\.......\endpoint_blk_plus_v1_5.ngc
..................\.......\endpoint_blk_plus_v1_5.v
..................\.......\endpoint_blk_plus_v1_5.veo
..................\.......\endpoint_blk_plus_v1_5.xco
..................\.......\......................\doc
..................\.......\......................\...\pcie_blk_plus_ds551.pdf
..................\.......\......................\...\pcie_blk_plus_gsg343.pdf
..................\.......\......................\...\pcie_blk_plus_ug341.pdf
..................\.......\......................\example_design
..................\.......\......................\..............\BMD.v
..................\.......\......................\..............\BMD_64.v
..................\.......\......................\..............\BMD_64_RX_ENGINE.v
..................\.......\......................\..............\BMD_64_TX_ENGINE.v
..................\.......\......................\..............\BMD_EP.v
..................\.......\......................\..............\BMD_EP_MEM.v
..................\.......\......................\..............\BMD_EP_MEM_ACCESS.v
..................\.......\......................\..............\BMD_INTR_CTRL.v
..................\.......\......................\..............\BMD_TO_CTRL.v
..................\.......\......................\..............\EP_MEM.v
..................\.......\......................\..............\pci_exp_1_lane_64b_ep.v
..................\.......\......................\..............\pci_exp_64b_app.v
..................\.......\......................\..............\xilinx_pci_exp_1_lane_ep.v
..................\.......\......................\..............\xilinx_pci_exp_1_lane_ep_product.v
..................\.......\......................\..............\xilinx_pci_exp_blk_plus_1_lane_ep-XC5VLX50T-FF1136-1_ES.ucf
..................\.......\......................\implement
..................\.......\......................\.........\backup_implement.sh
..................\.......\......................\.........\coregen.log
..................\.......\......................\.........\endpoint_blk_plus_v1_5_top.bld
..................\.......\......................\.........\implement.sh
..................\.......\......................\.........\make_ace.sh
..................\.......\......................\.........\novas.rc
..................\.......\......................\.........\pcie_ace.cmd
..................\.......\......................\.........\pcie_x1_plus_v1_5es_imp.ace
..................\.......\......................\.........\results
..................\.......\......................\.........\.......\mapped.map
..................\.......\......................\.........\.......\mapped.mrp
..................\.......\......................\.........\.......\mapped.ncd
..................\.......\......................\.........\.......\mapped.pcf
..................\.......\......................\.........\.......\netlist.lst
..................\.......\......................\.........\.......\routed.bgn
..................\.......\......................\.........\.......\routed.bit
..................\.......\......................\.........\.......\routed.drc
..................\.......\......................\.........\.......\routed.nlf
..................\.......\......................\.........\.......\routed.pad
..................\.......\......................\.........\.......\routed.par
..................\.......\......................\.........\.......\routed.twr
..................\.......\......................\.........\.......\routed.unroutes
..................\.......\......................\.........\.......\routed.xpi
..................\.......\......................\.........\.......\routed_pad.csv
..................\.......\......................\.........\.......\routed_pad.txt
..................\.......\......................\.........\.......\timing.twr
..................\.......\......................\..