文件名称:20_lcd

  • 所属分类:
  • VHDL编程
  • 资源属性:
  • [VHDL] [源码]
  • 上传时间:
  • 2014-03-19
  • 文件大小:
  • 4.07mb
  • 下载次数:
  • 0次
  • 提 供 者:
  • xu***
  • 相关连接:
  • 下载说明:
  • 别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容均来自于网络,请自行研究使用

一种基于verilog和quartusII的液晶显示驱动的封装,LCD(12864)封装。-Verilog and quartusII based LCD display driver package, LCD (12864) package.
(系统自动生成,下载前可以参看下载内容)

下载文件列表





20_lcd\20_lcd.asm.rpt

......\20_lcd.cdf

......\20_lcd.done

......\20_lcd.fit.rpt

......\20_lcd.fit.smsg

......\20_lcd.fit.summary

......\20_lcd.flow.rpt

......\20_lcd.map.rpt

......\20_lcd.map.smsg

......\20_lcd.map.summary

......\20_lcd.pin

......\20_lcd.pof

......\20_lcd.qpf

......\20_lcd.qsf

......\20_lcd.sof

......\20_lcd.sta.rpt

......\20_lcd.sta.summary

......\db\20_lcd.amm.cdb

......\..\20_lcd.asm.qmsg

......\..\20_lcd.asm.rdb

......\..\20_lcd.asm_labs.ddb

......\..\20_lcd.cbx.xml

......\..\20_lcd.cmp.bpm

......\..\20_lcd.cmp.cdb

......\..\20_lcd.cmp.hdb

......\..\20_lcd.cmp.kpt

......\..\20_lcd.cmp.logdb

......\..\20_lcd.cmp.rdb

......\..\20_lcd.cmp_merge.kpt

......\..\20_lcd.cycloneive_io_sim_cache.31um_ff_1200mv_0c_fast.hsd

......\..\20_lcd.cycloneive_io_sim_cache.31um_ss_1200mv_0c_slow.hsd

......\..\20_lcd.cycloneive_io_sim_cache.31um_ss_1200mv_85c_slow.hsd

......\..\20_lcd.db_info

......\..\20_lcd.fit.qmsg

......\..\20_lcd.hier_info

......\..\20_lcd.hif

......\..\20_lcd.idb.cdb

......\..\20_lcd.lpc.html

......\..\20_lcd.lpc.rdb

......\..\20_lcd.lpc.txt

......\..\20_lcd.map.bpm

......\..\20_lcd.map.cdb

......\..\20_lcd.map.hdb

......\..\20_lcd.map.kpt

......\..\20_lcd.map.logdb

......\..\20_lcd.map.qmsg

......\..\20_lcd.map_bb.cdb

......\..\20_lcd.map_bb.hdb

......\..\20_lcd.map_bb.logdb

......\..\20_lcd.pre_map.cdb

......\..\20_lcd.pre_map.hdb

......\..\20_lcd.rtlv.hdb

......\..\20_lcd.rtlv_sg.cdb

......\..\20_lcd.rtlv_sg_swap.cdb

......\..\20_lcd.sgdiff.cdb

......\..\20_lcd.sgdiff.hdb

......\..\20_lcd.sld_design_entry.sci

......\..\20_lcd.sld_design_entry_dsc.sci

......\..\20_lcd.smart_action.txt

......\..\20_lcd.sta.qmsg

......\..\20_lcd.sta.rdb

......\..\20_lcd.sta_cmp.8_slow_1200mv_85c.tdb

......\..\20_lcd.syn_hier_info

......\..\20_lcd.tiscmp.fastest_slow_1200mv_0c.ddb

......\..\20_lcd.tiscmp.fastest_slow_1200mv_85c.ddb

......\..\20_lcd.tiscmp.fast_1200mv_0c.ddb

......\..\20_lcd.tiscmp.slow_1200mv_0c.ddb

......\..\20_lcd.tiscmp.slow_1200mv_85c.ddb

......\..\20_lcd.tis_db_list.ddb

......\..\20_lcd.tmw_info

......\..\altsyncram_10i1.tdf

......\..\altsyncram_60i1.tdf

......\..\altsyncram_h5c1.tdf

......\..\logic_util_heursitic.dat

......\..\prev_cmp_20_lcd.qmsg

......\greybox_tmp\cbx_args.txt

......\incremental_db\compiled_partitions\20_lcd.db_info

......\..............\...................\20_lcd.root_partition.cmp.cdb

......\..............\...................\20_lcd.root_partition.cmp.dfp

......\..............\...................\20_lcd.root_partition.cmp.hdb

......\..............\...................\20_lcd.root_partition.cmp.kpt

......\..............\...................\20_lcd.root_partition.cmp.logdb

......\..............\...................\20_lcd.root_partition.cmp.rcfdb

......\..............\...................\20_lcd.root_partition.map.cdb

......\..............\...................\20_lcd.root_partition.map.dpi

......\..............\...................\20_lcd.root_partition.map.hbdb.cdb

......\..............\...................\20_lcd.root_partition.map.hbdb.hb_info

......\..............\...................\20_lcd.root_partition.map.hbdb.hdb

......\..............\...................\20_lcd.root_partition.map.hbdb.sig

......\..............\...................\20_lcd.root_partition.map.hdb

......\..............\...................\20_lcd.root_partition.map.kpt

......\..............\README

......\lcd_rom_module.qip

......\source\lcd_control_module.v

......\......\lcd_control_module.v.bak

......\......\lcd_interface.v

......\......\lcd_interface_demo.v

......\......\lcd_interface_demo.v.bak

......\......\lcd_ram_module.v

......\......\lcd_ram_module.v.bak

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台,提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度更多...
  • 请直接用浏览器下载本站内容,不要使用迅雷之类的下载软件,用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*主  题:
*内  容:
*验 证 码:

源码中国 www.ymcn.org