文件名称:VGA_interface
介绍说明－－下载内容均来自于网络，请自行研究使用
采用FPGA控制VGA的借口，采用Verilog编写，Quartus II编译，恰当配置后开发板可以与显示器相连显示图像-Using FPGA to control VGA excuse, Verilog prepared, Quartus II compilation, the proper development board can be configured to display an image attached to the monitor
(系统自动生成,下载前可以参看下载内容)
下载文件列表
VGA_interface\db\prev_cmp_vga_dis.asm.qmsg
.............\..\prev_cmp_vga_dis.eda.qmsg
.............\..\prev_cmp_vga_dis.fit.qmsg
.............\..\prev_cmp_vga_dis.map.qmsg
.............\..\prev_cmp_vga_dis.qmsg
.............\..\prev_cmp_vga_dis.tan.qmsg
.............\..\vga_dis.asm.qmsg
.............\..\vga_dis.asm_labs.ddb
.............\..\vga_dis.cbx.xml
.............\..\vga_dis.cmp.bpm
.............\..\vga_dis.cmp.cdb
.............\..\vga_dis.cmp.ecobp
.............\..\vga_dis.cmp.hdb
.............\..\vga_dis.cmp.kpt
.............\..\vga_dis.cmp.logdb
.............\..\vga_dis.cmp.rdb
.............\..\vga_dis.cmp.tdb
.............\..\vga_dis.cmp0.ddb
.............\..\vga_dis.cmp2.ddb
.............\..\vga_dis.cmp_merge.kpt
.............\..\vga_dis.db_info
.............\..\vga_dis.eco.cdb
.............\..\vga_dis.eda.qmsg
.............\..\vga_dis.fit.qmsg
.............\..\vga_dis.hier_info
.............\..\vga_dis.hif
.............\..\vga_dis.lpc.html
.............\..\vga_dis.lpc.rdb
.............\..\vga_dis.lpc.txt
.............\..\vga_dis.map.bpm
.............\..\vga_dis.map.cdb
.............\..\vga_dis.map.ecobp
.............\..\vga_dis.map.hdb
.............\..\vga_dis.map.kpt
.............\..\vga_dis.map.logdb
.............\..\vga_dis.map.qmsg
.............\..\vga_dis.map_bb.cdb
.............\..\vga_dis.map_bb.hdb
.............\..\vga_dis.map_bb.logdb
.............\..\vga_dis.pre_map.cdb
.............\..\vga_dis.pre_map.hdb
.............\..\vga_dis.rtlv.hdb
.............\..\vga_dis.rtlv_sg.cdb
.............\..\vga_dis.rtlv_sg_swap.cdb
.............\..\vga_dis.sgdiff.cdb
.............\..\vga_dis.sgdiff.hdb
.............\..\vga_dis.sld_design_entry.sci
.............\..\vga_dis.sld_design_entry_dsc.sci
.............\..\vga_dis.syn_hier_info
.............\..\vga_dis.tan.qmsg
.............\..\vga_dis.tis_db_list.ddb
.............\..\vga_dis.tmw_info
.............\..\vga_dis_global_asgn_op.abo
.............\incremental_db\compiled_partitions\vga_dis.root_partition.cmp.atm
.............\..............\...................\vga_dis.root_partition.cmp.dfp
.............\..............\...................\vga_dis.root_partition.cmp.hdbx
.............\..............\...................\vga_dis.root_partition.cmp.kpt
.............\..............\...................\vga_dis.root_partition.cmp.logdb
.............\..............\...................\vga_dis.root_partition.cmp.rcf
.............\..............\...................\vga_dis.root_partition.map.atm
.............\..............\...................\vga_dis.root_partition.map.dpi
.............\..............\...................\vga_dis.root_partition.map.hdbx
.............\..............\...................\vga_dis.root_partition.map.kpt
.............\..............\README
.............\simulation\modelsim\vga_dis.sft
.............\..........\........\vga_dis.vo
.............\..........\........\vga_dis.vt
.............\..........\........\vga_dis.vt.bak
.............\..........\........\vga_dis_modelsim.xrf
.............\..........\........\vga_dis_v.sdo
.............\vga_dis.asm.rpt
.............\vga_dis.done
.............\vga_dis.dpf
.............\vga_dis.eda.rpt
.............\vga_dis.fit.rpt
.............\vga_dis.fit.smsg
.............\vga_dis.fit.summary
.............\vga_dis.flow.rpt
.............\vga_dis.map.rpt
.............\vga_dis.map.summary
.............\vga_dis.pin
.............\vga_dis.pof
.............\vga_dis.qpf
.............\vga_dis.qsf
.............\vga_dis.qws
.............\vga_dis.sof
.............\vga_dis.tan.rpt
.............\vga_dis.tan.summary
.............\vga_dis.v
.............\vga_dis.v.bak
.............\vga_dis_nativelink_simulation.rpt
.............\incremental_db\compiled_partitions
.............\simulation\modelsim
.............\db
.............\incremental_db
.............\simulation
VGA_interface