文件名称:Ch5
介绍说明－－下载内容均来自于网络，请自行研究使用
《Modelsim电子系统分析及仿真》配盘第5章，全部为verilog HDL代码-" Modelsim electronic systems analysis and simulation with disk Chapter 5, all verilog HDL code
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Ch5
...\5-1
...\...\divclk3.v
...\...\tb_divclk3.v
...\5-2
...\...\fifo_syn_flag.v
...\...\fifo_syn_ram.v
...\...\fifo_syn_rdaddr_gen.v
...\...\fifo_syn_top.v
...\...\fifo_syn_wraddr_gen.v
...\...\fifo_top_tb.v
...\5-3
...\...\div2.v
...\...\my_design_out.wlf
...\...\tb_div2.v
...\...\wave_test.v