文件名称:2-to-4-Decoder-with--Configuration
介绍说明－－下载内容均来自于网络，请自行研究使用
2-to-4 Decoder with Testbench and Configuration
This set of design units illustrates several features of the VHDL language including:
Using generics to pass time delay values to design entities.
Design hierarchy using instantiated components.
Test benches for design verification.
Configuration declaration for binding components to design entities and setting delay values.-2-to-4 Decoder with Testbench and Configuration
This set of design units illustrates several features of the VHDL language including:
Using generics to pass time delay values to design entities.
Design hierarchy using instantiated components.
Test benches for design verification.
Configuration declaration for binding components to design entities and setting delay values.
This set of design units illustrates several features of the VHDL language including:
Using generics to pass time delay values to design entities.
Design hierarchy using instantiated components.
Test benches for design verification.
Configuration declaration for binding components to design entities and setting delay values.-2-to-4 Decoder with Testbench and Configuration
This set of design units illustrates several features of the VHDL language including:
Using generics to pass time delay values to design entities.
Design hierarchy using instantiated components.
Test benches for design verification.
Configuration declaration for binding components to design entities and setting delay values.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
2-to-4 Decoder with Testbench and Configuration.txt