文件名称:DE2_70_NIOS_10_flash
介绍说明－－下载内容均来自于网络，请自行研究使用
首先将此Verilog程序下载到DE2-70开发板上后，然后用NiosII软件将任何文件的二进制数据写入到ssram或者sdram等存储器重去，并可以指定起始地址。-First program this Verilog downloaded to the DE2-70 development board, and then the use NiosII software binary data of any file written to memory such as ssram or sdram weight go, and you can specify a starting address.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
DE2_70_NIOS_10_flash
....................\.sopc_builder
....................\.............\install.ptf
....................\.............\install2.ptf
....................\.............\preferences.xml
....................\AUDIO.v
....................\DE2_70.qpf
....................\DE2_70.qsf
....................\DE2_70.qws
....................\DE2_70_SOPC_sim
....................\...............\atail-f.pl
....................\...............\contents_file_warning.txt
....................\...............\dummy_file
....................\...............\jtag_uart_input_mutex.dat
....................\...............\jtag_uart_input_stream.dat
....................\...............\jtag_uart_output_stream.dat
....................\...............\uart_input_data_mutex.dat
....................\...............\uart_input_data_stream.dat
....................\...............\uart_log_module.txt
....................\DM9000A.v
....................\IP
....................\..\TERASIC_AUDIO
....................\..\.............\hdl
....................\..\.............\...\AUDIO_ADC.v
....................\..\.............\...\AUDIO_DAC.v
....................\..\.............\...\AUDIO_IF.v
....................\..\.............\...\AUDIO_IF.v.bak
....................\..\.............\...\AUDIO_IF_hw.tcl
....................\..\.............\...\audio_fifo.v
....................\..\.............\...\audio_fifo_wave0.jpg
....................\..\.............\...\audio_fifo_wave1.jpg
....................\..\.............\...\audio_fifo_waveforms.html
....................\..\.............\software
....................\..\.............\........\AUDIO.c
....................\..\.............\........\AUDIO.h
....................\..\.............\........\AUDIO_REG.h
....................\..\TERASIC_Binary_VGA_Controller
....................\..\.............................\hdl
....................\..\.............................\...\Binary_VGA_Control_IF_hw.tcl
....................\..\.............................\...\Binary_VGA_Control_IF_hw.tcl~
....................\..\.............................\...\Img_DATA.hex
....................\..\.............................\...\Img_RAM.v
....................\..\.............................\...\VGA_Controller.v
....................\..\.............................\...\VGA_NIOS_CTRL.v
....................\..\.............................\...\VGA_NIOS_CTRL.v.bak
....................\..\.............................\...\VGA_OSD_RAM.v
....................\..\.............................\...\VGA_Param.h
....................\..\.............................\software
....................\..\TERASIC_DM9000A
....................\..\...............\hdl
....................\..\...............\...\DM9000A_IF.v
....................\..\...............\...\DM9000A_IF_hw.tcl
....................\..\...............\...\DM9000A_IF_hw.tcl~
....................\..\...............\software
....................\..\...............\........\DM9000A.C
....................\..\...............\........\DM9000A.H
....................\..\TERASIC_ISP1362
....................\..\...............\hdl
....................\..\...............\...\ISP1362_IF.v
....................\..\...............\...\ISP1362_IF_hw.tcl
....................\..\...............\software
....................\..\TERASIC_SEG7
....................\..\............\hdl
....................\..\............\...\SEG7_IF.v
....................\..\............\...\SEG7_IF_hw.tcl
....................\..\............\software
....................\..\............\........\SEG7.c
....................\..\............\........\SEG7.h
....................\ISP1362.v
....................\SEG7.v
....................\VGA.v
....................\altpllpll.ppf
....................\altpllpll.qip
....................\altpllpll.v
....................\cpu.ocp
....................\cpu.sdc
....................\cpu.v
....................\cpu_bht_ram.mif
....................\cpu_dc_tag_ram.mif
....................\cpu_ic_tag_ram.mif
....................\cpu_jtag_debug_module_sys